Commit eebacda4 authored by Shinya Kuribayashi's avatar Shinya Kuribayashi Committed by Ralf Baechle
Browse files

MIPS: EMMA2RH: Remove useless CPU_IRQ_BASE 



For historical reasons, we used to put MIPS CPU IRQs behind SoC-specific
IRQs in the queue, and have been using CPU_IRQ_BASE as MIPS_CPU_IRQ_BASE.
In recent years, however, we've brought it back to normal order, and now
CPU_IRQ_BASE just redefines the generic MIPS_CPU_IRQ_BASE.

At the same time, NUM_CPU_IRQ is also removed as useless.

Signed-off-by: default avatarShinya Kuribayashi <shinya.kuribayashi.px@renesas.com>
To: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/1387/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 1d1929c7

arch/mips/emma/markeins/irq.c

+4 −4
Original line number Original line Diff line number Diff line
@@ -301,7 +301,7 @@ void __init arch_init_irq(void) 
	/* setup cascade interrupts */

	/* setup cascade interrupts */

	setup_irq(EMMA2RH_IRQ_BASE + EMMA2RH_SW_CASCADE, &irq_cascade);

	setup_irq(EMMA2RH_IRQ_BASE + EMMA2RH_SW_CASCADE, &irq_cascade);

	setup_irq(EMMA2RH_IRQ_BASE + EMMA2RH_GPIO_CASCADE, &irq_cascade);

	setup_irq(EMMA2RH_IRQ_BASE + EMMA2RH_GPIO_CASCADE, &irq_cascade);

	setup_irq(CPU_IRQ_BASE + CPU_EMMA2RH_CASCADE, &irq_cascade);

	setup_irq(MIPS_CPU_IRQ_BASE + CPU_EMMA2RH_CASCADE, &irq_cascade);

}

}





asmlinkage void plat_irq_dispatch(void)

asmlinkage void plat_irq_dispatch(void)
@@ -309,13 +309,13 @@ asmlinkage void plat_irq_dispatch(void) 
        unsigned int pending = read_c0_status() & read_c0_cause() & ST0_IM;

        unsigned int pending = read_c0_status() & read_c0_cause() & ST0_IM;





	if (pending & STATUSF_IP7)

	if (pending & STATUSF_IP7)

		do_IRQ(CPU_IRQ_BASE + 7);

		do_IRQ(MIPS_CPU_IRQ_BASE + 7);

	else if (pending & STATUSF_IP2)

	else if (pending & STATUSF_IP2)

		emma2rh_irq_dispatch();

		emma2rh_irq_dispatch();

	else if (pending & STATUSF_IP1)

	else if (pending & STATUSF_IP1)

		do_IRQ(CPU_IRQ_BASE + 1);

		do_IRQ(MIPS_CPU_IRQ_BASE + 1);

	else if (pending & STATUSF_IP0)

	else if (pending & STATUSF_IP0)

		do_IRQ(CPU_IRQ_BASE + 0);

		do_IRQ(MIPS_CPU_IRQ_BASE + 0);

	else

	else

		spurious_interrupt();

		spurious_interrupt();

}
 
}

arch/mips/include/asm/emma/emma2rh.h

+1 −3
Original line number Original line Diff line number Diff line
@@ -99,12 +99,10 @@ 
#define EMMA2RH_PCI_CONFIG_BASE	EMMA2RH_PCI_IO_BASE

#define EMMA2RH_PCI_CONFIG_BASE	EMMA2RH_PCI_IO_BASE

#define EMMA2RH_PCI_CONFIG_SIZE	EMMA2RH_PCI_IO_SIZE

#define EMMA2RH_PCI_CONFIG_SIZE	EMMA2RH_PCI_IO_SIZE





#define NUM_CPU_IRQ		8

#define NUM_EMMA2RH_IRQ		96

#define NUM_EMMA2RH_IRQ		96





#define CPU_EMMA2RH_CASCADE	2

#define CPU_EMMA2RH_CASCADE	2

#define CPU_IRQ_BASE		MIPS_CPU_IRQ_BASE

#define EMMA2RH_IRQ_BASE	(MIPS_CPU_IRQ_BASE + 8)

#define EMMA2RH_IRQ_BASE	(CPU_IRQ_BASE + NUM_CPU_IRQ)





/*

/*

 * emma2rh irq defs

 * emma2rh irq defs

CRA Git | Maintained and supported by SUSTech CRA and CCSE