Commit edfe8452 authored by Yong Zhi's avatar Yong Zhi Committed by Mauro Carvalho Chehab
Browse files

media: staging/intel-ipu3: css: Initialize css hardware 



This patch implements the functions to initialize
and configure IPU3 h/w such as clock, irq and power.

Signed-off-by: default avatarYong Zhi <yong.zhi@intel.com>
Signed-off-by: default avatarTomasz Figa <tfiga@chromium.org>
Signed-off-by: default avatarSakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab+samsung@kernel.org>
parent e11110a5

drivers/staging/media/ipu3/ipu3-css.c

0 → 100644
+537 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

// Copyright (C) 2018 Intel Corporation



#include <linux/device.h>

#include <linux/iopoll.h>



#include "ipu3-css.h"

#include "ipu3-css-fw.h"

#include "ipu3-css-params.h"

#include "ipu3-dmamap.h"

#include "ipu3-tables.h"



/* IRQ configuration */

#define IMGU_IRQCTRL_IRQ_MASK	(IMGU_IRQCTRL_IRQ_SP1 | \

				 IMGU_IRQCTRL_IRQ_SP2 | \

				 IMGU_IRQCTRL_IRQ_SW_PIN(0) | \

				 IMGU_IRQCTRL_IRQ_SW_PIN(1))



/******************* css hw *******************/



/* In the style of writesl() defined in include/asm-generic/io.h */

static inline void writes(const void *mem, ssize_t count, void __iomem *addr)

{

	if (count >= 4) {

		const u32 *buf = mem;



		count /= 4;

		do {

			writel(*buf++, addr);

			addr += 4;

		} while (--count);

	}

}



/* Wait until register `reg', masked with `mask', becomes `cmp' */

static int ipu3_hw_wait(void __iomem *base, int reg, u32 mask, u32 cmp)

{

	u32 val;



	return readl_poll_timeout(base + reg, val, (val & mask) == cmp,

				  1000, 100 * 1000);

}



/* Initialize the IPU3 CSS hardware and associated h/w blocks */



int ipu3_css_set_powerup(struct device *dev, void __iomem *base)

{

	static const unsigned int freq = 450;

	u32 pm_ctrl, state, val;



	dev_dbg(dev, "%s\n", __func__);

	/* Clear the CSS busy signal */

	readl(base + IMGU_REG_GP_BUSY);

	writel(0, base + IMGU_REG_GP_BUSY);



	/* Wait for idle signal */

	if (ipu3_hw_wait(base, IMGU_REG_STATE, IMGU_STATE_IDLE_STS,

			 IMGU_STATE_IDLE_STS)) {

		dev_err(dev, "failed to set CSS idle\n");

		goto fail;

	}



	/* Reset the css */

	writel(readl(base + IMGU_REG_PM_CTRL) | IMGU_PM_CTRL_FORCE_RESET,

	       base + IMGU_REG_PM_CTRL);



	usleep_range(200, 300);



	/** Prepare CSS */



	pm_ctrl = readl(base + IMGU_REG_PM_CTRL);

	state = readl(base + IMGU_REG_STATE);



	dev_dbg(dev, "CSS pm_ctrl 0x%x state 0x%x (power %s)\n",

		pm_ctrl, state, state & IMGU_STATE_POWER_DOWN ? "down" : "up");



	/* Power up CSS using wrapper */

	if (state & IMGU_STATE_POWER_DOWN) {

		writel(IMGU_PM_CTRL_RACE_TO_HALT | IMGU_PM_CTRL_START,

		       base + IMGU_REG_PM_CTRL);

		if (ipu3_hw_wait(base, IMGU_REG_PM_CTRL,

				 IMGU_PM_CTRL_START, 0)) {

			dev_err(dev, "failed to power up CSS\n");

			goto fail;

		}

		usleep_range(2000, 3000);

	} else {

		writel(IMGU_PM_CTRL_RACE_TO_HALT, base + IMGU_REG_PM_CTRL);

	}



	/* Set the busy bit */

	writel(readl(base + IMGU_REG_GP_BUSY) | 1, base + IMGU_REG_GP_BUSY);



	/* Set CSS clock frequency */

	pm_ctrl = readl(base + IMGU_REG_PM_CTRL);

	val = pm_ctrl & ~(IMGU_PM_CTRL_CSS_PWRDN | IMGU_PM_CTRL_RST_AT_EOF);

	writel(val, base + IMGU_REG_PM_CTRL);

	writel(0, base + IMGU_REG_GP_BUSY);

	if (ipu3_hw_wait(base, IMGU_REG_STATE,

			 IMGU_STATE_PWRDNM_FSM_MASK, 0)) {

		dev_err(dev, "failed to pwrdn CSS\n");

		goto fail;

	}

	val = (freq / IMGU_SYSTEM_REQ_FREQ_DIVIDER) & IMGU_SYSTEM_REQ_FREQ_MASK;

	writel(val, base + IMGU_REG_SYSTEM_REQ);

	writel(1, base + IMGU_REG_GP_BUSY);

	writel(readl(base + IMGU_REG_PM_CTRL) | IMGU_PM_CTRL_FORCE_HALT,

	       base + IMGU_REG_PM_CTRL);

	if (ipu3_hw_wait(base, IMGU_REG_STATE, IMGU_STATE_HALT_STS,

			 IMGU_STATE_HALT_STS)) {

		dev_err(dev, "failed to halt CSS\n");

		goto fail;

	}



	writel(readl(base + IMGU_REG_PM_CTRL) | IMGU_PM_CTRL_START,

	       base + IMGU_REG_PM_CTRL);

	if (ipu3_hw_wait(base, IMGU_REG_PM_CTRL, IMGU_PM_CTRL_START, 0)) {

		dev_err(dev, "failed to start CSS\n");

		goto fail;

	}

	writel(readl(base + IMGU_REG_PM_CTRL) | IMGU_PM_CTRL_FORCE_UNHALT,

	       base + IMGU_REG_PM_CTRL);



	val = readl(base + IMGU_REG_PM_CTRL);	/* get pm_ctrl */

	val &= ~(IMGU_PM_CTRL_CSS_PWRDN | IMGU_PM_CTRL_RST_AT_EOF);

	val |= pm_ctrl & (IMGU_PM_CTRL_CSS_PWRDN | IMGU_PM_CTRL_RST_AT_EOF);

	writel(val, base + IMGU_REG_PM_CTRL);



	return 0;



fail:

	ipu3_css_set_powerdown(dev, base);

	return -EIO;

}



void ipu3_css_set_powerdown(struct device *dev, void __iomem *base)

{

	dev_dbg(dev, "%s\n", __func__);

	/* wait for cio idle signal */

	if (ipu3_hw_wait(base, IMGU_REG_CIO_GATE_BURST_STATE,

			 IMGU_CIO_GATE_BURST_MASK, 0))

		dev_warn(dev, "wait cio gate idle timeout");



	/* wait for css idle signal */

	if (ipu3_hw_wait(base, IMGU_REG_STATE, IMGU_STATE_IDLE_STS,

			 IMGU_STATE_IDLE_STS))

		dev_warn(dev, "wait css idle timeout\n");



	/* do halt-halted handshake with css */

	writel(1, base + IMGU_REG_GP_HALT);

	if (ipu3_hw_wait(base, IMGU_REG_STATE, IMGU_STATE_HALT_STS,

			 IMGU_STATE_HALT_STS))

		dev_warn(dev, "failed to halt css");



	/* de-assert the busy bit */

	writel(0, base + IMGU_REG_GP_BUSY);

}



static void ipu3_css_hw_enable_irq(struct ipu3_css *css)

{

	void __iomem *const base = css->base;

	u32 val, i;



	/* Set up interrupts */



	/*

	 * Enable IRQ on the SP which signals that SP goes to idle

	 * (aka ready state) and set trigger to pulse

	 */

	val = readl(base + IMGU_REG_SP_CTRL(0)) | IMGU_CTRL_IRQ_READY;

	writel(val, base + IMGU_REG_SP_CTRL(0));

	writel(val | IMGU_CTRL_IRQ_CLEAR, base + IMGU_REG_SP_CTRL(0));



	/* Enable IRQs from the IMGU wrapper */

	writel(IMGU_REG_INT_CSS_IRQ, base + IMGU_REG_INT_ENABLE);

	/* Clear */

	writel(IMGU_REG_INT_CSS_IRQ, base + IMGU_REG_INT_STATUS);



	/* Enable IRQs from main IRQ controller */

	writel(~0, base + IMGU_REG_IRQCTRL_EDGE_NOT_PULSE(IMGU_IRQCTRL_MAIN));

	writel(0, base + IMGU_REG_IRQCTRL_MASK(IMGU_IRQCTRL_MAIN));

	writel(IMGU_IRQCTRL_IRQ_MASK,

	       base + IMGU_REG_IRQCTRL_EDGE(IMGU_IRQCTRL_MAIN));

	writel(IMGU_IRQCTRL_IRQ_MASK,

	       base + IMGU_REG_IRQCTRL_ENABLE(IMGU_IRQCTRL_MAIN));

	writel(IMGU_IRQCTRL_IRQ_MASK,

	       base + IMGU_REG_IRQCTRL_CLEAR(IMGU_IRQCTRL_MAIN));

	writel(IMGU_IRQCTRL_IRQ_MASK,

	       base + IMGU_REG_IRQCTRL_MASK(IMGU_IRQCTRL_MAIN));

	/* Wait for write complete */

	readl(base + IMGU_REG_IRQCTRL_ENABLE(IMGU_IRQCTRL_MAIN));



	/* Enable IRQs from SP0 and SP1 controllers */

	for (i = IMGU_IRQCTRL_SP0; i <= IMGU_IRQCTRL_SP1; i++) {

		writel(~0, base + IMGU_REG_IRQCTRL_EDGE_NOT_PULSE(i));

		writel(0, base + IMGU_REG_IRQCTRL_MASK(i));

		writel(IMGU_IRQCTRL_IRQ_MASK, base + IMGU_REG_IRQCTRL_EDGE(i));

		writel(IMGU_IRQCTRL_IRQ_MASK,

		       base + IMGU_REG_IRQCTRL_ENABLE(i));

		writel(IMGU_IRQCTRL_IRQ_MASK, base + IMGU_REG_IRQCTRL_CLEAR(i));

		writel(IMGU_IRQCTRL_IRQ_MASK, base + IMGU_REG_IRQCTRL_MASK(i));

		/* Wait for write complete */

		readl(base + IMGU_REG_IRQCTRL_ENABLE(i));

	}

}



static int ipu3_css_hw_init(struct ipu3_css *css)

{

	/* For checking that streaming monitor statuses are valid */

	static const struct {

		u32 reg;

		u32 mask;

		const char *name;

	} stream_monitors[] = {

		{

			IMGU_REG_GP_SP1_STRMON_STAT,

			IMGU_GP_STRMON_STAT_ISP_PORT_SP12ISP,

			"ISP0 to SP0"

		}, {

			IMGU_REG_GP_ISP_STRMON_STAT,

			IMGU_GP_STRMON_STAT_SP1_PORT_ISP2SP1,

			"SP0 to ISP0"

		}, {

			IMGU_REG_GP_MOD_STRMON_STAT,

			IMGU_GP_STRMON_STAT_MOD_PORT_ISP2DMA,

			"ISP0 to DMA0"

		}, {

			IMGU_REG_GP_ISP_STRMON_STAT,

			IMGU_GP_STRMON_STAT_ISP_PORT_DMA2ISP,

			"DMA0 to ISP0"

		}, {

			IMGU_REG_GP_MOD_STRMON_STAT,

			IMGU_GP_STRMON_STAT_MOD_PORT_CELLS2GDC,

			"ISP0 to GDC0"

		}, {

			IMGU_REG_GP_MOD_STRMON_STAT,

			IMGU_GP_STRMON_STAT_MOD_PORT_GDC2CELLS,

			"GDC0 to ISP0"

		}, {

			IMGU_REG_GP_MOD_STRMON_STAT,

			IMGU_GP_STRMON_STAT_MOD_PORT_SP12DMA,

			"SP0 to DMA0"

		}, {

			IMGU_REG_GP_SP1_STRMON_STAT,

			IMGU_GP_STRMON_STAT_SP1_PORT_DMA2SP1,

			"DMA0 to SP0"

		}, {

			IMGU_REG_GP_MOD_STRMON_STAT,

			IMGU_GP_STRMON_STAT_MOD_PORT_CELLS2GDC,

			"SP0 to GDC0"

		}, {

			IMGU_REG_GP_MOD_STRMON_STAT,

			IMGU_GP_STRMON_STAT_MOD_PORT_GDC2CELLS,

			"GDC0 to SP0"

		},

	};



	struct device *dev = css->dev;

	void __iomem *const base = css->base;

	u32 val, i;



	/* Set instruction cache address and inv bit for ISP, SP, and SP1 */

	for (i = 0; i < IMGU_NUM_SP; i++) {

		struct imgu_fw_info *bi =

					&css->fwp->binary_header[css->fw_sp[i]];



		writel(css->binary[css->fw_sp[i]].daddr,

		       base + IMGU_REG_SP_ICACHE_ADDR(bi->type));

		writel(readl(base + IMGU_REG_SP_CTRL(bi->type)) |

		       IMGU_CTRL_ICACHE_INV,

		       base + IMGU_REG_SP_CTRL(bi->type));

	}

	writel(css->binary[css->fw_bl].daddr, base + IMGU_REG_ISP_ICACHE_ADDR);

	writel(readl(base + IMGU_REG_ISP_CTRL) | IMGU_CTRL_ICACHE_INV,

	       base + IMGU_REG_ISP_CTRL);



	/* Check that IMGU hardware is ready */



	if (!(readl(base + IMGU_REG_SP_CTRL(0)) & IMGU_CTRL_IDLE)) {

		dev_err(dev, "SP is not idle\n");

		return -EIO;

	}

	if (!(readl(base + IMGU_REG_ISP_CTRL) & IMGU_CTRL_IDLE)) {

		dev_err(dev, "ISP is not idle\n");

		return -EIO;

	}



	for (i = 0; i < ARRAY_SIZE(stream_monitors); i++) {

		val = readl(base + stream_monitors[i].reg);

		if (val & stream_monitors[i].mask) {

			dev_err(dev, "error: Stream monitor %s is valid\n",

				stream_monitors[i].name);

			return -EIO;

		}

	}



	/* Initialize GDC with default values */



	for (i = 0; i < ARRAY_SIZE(ipu3_css_gdc_lut[0]); i++) {

		u32 val0 = ipu3_css_gdc_lut[0][i] & IMGU_GDC_LUT_MASK;

		u32 val1 = ipu3_css_gdc_lut[1][i] & IMGU_GDC_LUT_MASK;

		u32 val2 = ipu3_css_gdc_lut[2][i] & IMGU_GDC_LUT_MASK;

		u32 val3 = ipu3_css_gdc_lut[3][i] & IMGU_GDC_LUT_MASK;



		writel(val0 | (val1 << 16),

		       base + IMGU_REG_GDC_LUT_BASE + i * 8);

		writel(val2 | (val3 << 16),

		       base + IMGU_REG_GDC_LUT_BASE + i * 8 + 4);

	}



	return 0;

}



/* Boot the given IPU3 CSS SP */

static int ipu3_css_hw_start_sp(struct ipu3_css *css, int sp)

{

	void __iomem *const base = css->base;

	struct imgu_fw_info *bi = &css->fwp->binary_header[css->fw_sp[sp]];

	struct imgu_abi_sp_init_dmem_cfg dmem_cfg = {

		.ddr_data_addr = css->binary[css->fw_sp[sp]].daddr

			+ bi->blob.data_source,

		.dmem_data_addr = bi->blob.data_target,

		.dmem_bss_addr = bi->blob.bss_target,

		.data_size = bi->blob.data_size,

		.bss_size = bi->blob.bss_size,

		.sp_id = sp,

	};



	writes(&dmem_cfg, sizeof(dmem_cfg), base +

	       IMGU_REG_SP_DMEM_BASE(sp) + bi->info.sp.init_dmem_data);



	writel(bi->info.sp.sp_entry, base + IMGU_REG_SP_START_ADDR(sp));



	writel(readl(base + IMGU_REG_SP_CTRL(sp))

		| IMGU_CTRL_START | IMGU_CTRL_RUN, base + IMGU_REG_SP_CTRL(sp));



	if (ipu3_hw_wait(css->base, IMGU_REG_SP_DMEM_BASE(sp)

			 + bi->info.sp.sw_state,

			 ~0, IMGU_ABI_SP_SWSTATE_INITIALIZED))

		return -EIO;



	return 0;

}



/* Start the IPU3 CSS ImgU (Imaging Unit) and all the SPs */

static int ipu3_css_hw_start(struct ipu3_css *css)

{

	static const u32 event_mask =

		((1 << IMGU_ABI_EVTTYPE_OUT_FRAME_DONE) |

		(1 << IMGU_ABI_EVTTYPE_2ND_OUT_FRAME_DONE) |

		(1 << IMGU_ABI_EVTTYPE_VF_OUT_FRAME_DONE) |

		(1 << IMGU_ABI_EVTTYPE_2ND_VF_OUT_FRAME_DONE) |

		(1 << IMGU_ABI_EVTTYPE_3A_STATS_DONE) |

		(1 << IMGU_ABI_EVTTYPE_DIS_STATS_DONE) |

		(1 << IMGU_ABI_EVTTYPE_PIPELINE_DONE) |

		(1 << IMGU_ABI_EVTTYPE_FRAME_TAGGED) |

		(1 << IMGU_ABI_EVTTYPE_INPUT_FRAME_DONE) |

		(1 << IMGU_ABI_EVTTYPE_METADATA_DONE) |

		(1 << IMGU_ABI_EVTTYPE_ACC_STAGE_COMPLETE))

		<< IMGU_ABI_SP_COMM_EVENT_IRQ_MASK_OR_SHIFT;



	void __iomem *const base = css->base;

	struct imgu_fw_info *bi, *bl = &css->fwp->binary_header[css->fw_bl];

	unsigned int i;



	writel(IMGU_TLB_INVALIDATE, base + IMGU_REG_TLB_INVALIDATE);



	/* Start bootloader */



	writel(IMGU_ABI_BL_SWSTATE_BUSY,

	       base + IMGU_REG_ISP_DMEM_BASE + bl->info.bl.sw_state);

	writel(IMGU_NUM_SP,

	       base + IMGU_REG_ISP_DMEM_BASE + bl->info.bl.num_dma_cmds);



	for (i = 0; i < IMGU_NUM_SP; i++) {

		int j = IMGU_NUM_SP - i - 1;	/* load sp1 first, then sp0 */

		struct imgu_fw_info *sp =

					&css->fwp->binary_header[css->fw_sp[j]];

		struct imgu_abi_bl_dma_cmd_entry dma_cmd = {

			.src_addr = css->binary[css->fw_sp[j]].daddr

				+ sp->blob.text_source,

			.size = sp->blob.text_size,

			.dst_type = IMGU_ABI_BL_DMACMD_TYPE_SP_PMEM,

			.dst_addr = IMGU_SP_PMEM_BASE(j),

		};



		writes(&dma_cmd, sizeof(dma_cmd),

		       base + IMGU_REG_ISP_DMEM_BASE + i * sizeof(dma_cmd) +

		       bl->info.bl.dma_cmd_list);

	}



	writel(bl->info.bl.bl_entry, base + IMGU_REG_ISP_START_ADDR);



	writel(readl(base + IMGU_REG_ISP_CTRL)

		| IMGU_CTRL_START | IMGU_CTRL_RUN, base + IMGU_REG_ISP_CTRL);

	if (ipu3_hw_wait(css->base, IMGU_REG_ISP_DMEM_BASE

			 + bl->info.bl.sw_state, ~0,

			 IMGU_ABI_BL_SWSTATE_OK)) {

		dev_err(css->dev, "failed to start bootloader\n");

		return -EIO;

	}



	/* Start ISP */



	memset(css->xmem_sp_group_ptrs.vaddr, 0,

	       sizeof(struct imgu_abi_sp_group));



	bi = &css->fwp->binary_header[css->fw_sp[0]];



	writel(css->xmem_sp_group_ptrs.daddr,

	       base + IMGU_REG_SP_DMEM_BASE(0) + bi->info.sp.per_frame_data);



	writel(IMGU_ABI_SP_SWSTATE_TERMINATED,

	       base + IMGU_REG_SP_DMEM_BASE(0) + bi->info.sp.sw_state);

	writel(1, base + IMGU_REG_SP_DMEM_BASE(0) + bi->info.sp.invalidate_tlb);



	if (ipu3_css_hw_start_sp(css, 0))

		return -EIO;



	writel(0, base + IMGU_REG_SP_DMEM_BASE(0) + bi->info.sp.isp_started);

	writel(0, base + IMGU_REG_SP_DMEM_BASE(0) +

		bi->info.sp.host_sp_queues_initialized);

	writel(0, base + IMGU_REG_SP_DMEM_BASE(0) + bi->info.sp.sleep_mode);

	writel(0, base + IMGU_REG_SP_DMEM_BASE(0) + bi->info.sp.invalidate_tlb);

	writel(IMGU_ABI_SP_COMM_COMMAND_READY, base + IMGU_REG_SP_DMEM_BASE(0)

		+ bi->info.sp.host_sp_com + IMGU_ABI_SP_COMM_COMMAND);



	/* Enable all events for all queues */



	for (i = 0; i < IPU3_CSS_PIPE_ID_NUM; i++)

		writel(event_mask, base + IMGU_REG_SP_DMEM_BASE(0)

			+ bi->info.sp.host_sp_com

			+ IMGU_ABI_SP_COMM_EVENT_IRQ_MASK(i));

	writel(1, base + IMGU_REG_SP_DMEM_BASE(0) +

		bi->info.sp.host_sp_queues_initialized);



	/* Start SP1 */



	bi = &css->fwp->binary_header[css->fw_sp[1]];



	writel(IMGU_ABI_SP_SWSTATE_TERMINATED,

	       base + IMGU_REG_SP_DMEM_BASE(1) + bi->info.sp.sw_state);



	if (ipu3_css_hw_start_sp(css, 1))

		return -EIO;



	writel(IMGU_ABI_SP_COMM_COMMAND_READY, base + IMGU_REG_SP_DMEM_BASE(1)

		+ bi->info.sp.host_sp_com + IMGU_ABI_SP_COMM_COMMAND);



	return 0;

}



static void ipu3_css_hw_stop(struct ipu3_css *css)

{

	void __iomem *const base = css->base;

	struct imgu_fw_info *bi = &css->fwp->binary_header[css->fw_sp[0]];



	/* Stop fw */

	writel(IMGU_ABI_SP_COMM_COMMAND_TERMINATE,

	       base + IMGU_REG_SP_DMEM_BASE(0) +

	       bi->info.sp.host_sp_com + IMGU_ABI_SP_COMM_COMMAND);

	if (ipu3_hw_wait(css->base, IMGU_REG_SP_CTRL(0),

			 IMGU_CTRL_IDLE, IMGU_CTRL_IDLE))

		dev_err(css->dev, "wait sp0 idle timeout.\n");

	if (readl(base + IMGU_REG_SP_DMEM_BASE(0) + bi->info.sp.sw_state) !=

		  IMGU_ABI_SP_SWSTATE_TERMINATED)

		dev_err(css->dev, "sp0 is not terminated.\n");

	if (ipu3_hw_wait(css->base, IMGU_REG_ISP_CTRL,

			 IMGU_CTRL_IDLE, IMGU_CTRL_IDLE))

		dev_err(css->dev, "wait isp idle timeout\n");

}



static void ipu3_css_hw_cleanup(struct ipu3_css *css)

{

	void __iomem *const base = css->base;



	/** Reset CSS **/



	/* Clear the CSS busy signal */

	readl(base + IMGU_REG_GP_BUSY);

	writel(0, base + IMGU_REG_GP_BUSY);



	/* Wait for idle signal */

	if (ipu3_hw_wait(css->base, IMGU_REG_STATE, IMGU_STATE_IDLE_STS,

			 IMGU_STATE_IDLE_STS))

		dev_err(css->dev, "failed to shut down hw cleanly\n");



	/* Reset the css */

	writel(readl(base + IMGU_REG_PM_CTRL) | IMGU_PM_CTRL_FORCE_RESET,

	       base + IMGU_REG_PM_CTRL);



	usleep_range(200, 300);

}



int ipu3_css_irq_ack(struct ipu3_css *css)

{

	static const int NUM_SWIRQS = 3;

	struct imgu_fw_info *bi = &css->fwp->binary_header[css->fw_sp[0]];

	void __iomem *const base = css->base;

	u32 irq_status[IMGU_IRQCTRL_NUM];

	int i;



	u32 imgu_status = readl(base + IMGU_REG_INT_STATUS);



	writel(imgu_status, base + IMGU_REG_INT_STATUS);

	for (i = 0; i < IMGU_IRQCTRL_NUM; i++)

		irq_status[i] = readl(base + IMGU_REG_IRQCTRL_STATUS(i));



	for (i = 0; i < NUM_SWIRQS; i++) {

		if (irq_status[IMGU_IRQCTRL_SP0] & IMGU_IRQCTRL_IRQ_SW_PIN(i)) {

			/* SP SW interrupt */

			u32 cnt = readl(base + IMGU_REG_SP_DMEM_BASE(0) +

					bi->info.sp.output);

			u32 val = readl(base + IMGU_REG_SP_DMEM_BASE(0) +

					bi->info.sp.output + 4 + 4 * i);



			dev_dbg(css->dev, "%s: swirq %i cnt %i val 0x%x\n",

				__func__, i, cnt, val);

		}

	}



	for (i = IMGU_IRQCTRL_NUM - 1; i >= 0; i--)

		if (irq_status[i]) {

			writel(irq_status[i], base + IMGU_REG_IRQCTRL_CLEAR(i));

			/* Wait for write to complete */

			readl(base + IMGU_REG_IRQCTRL_ENABLE(i));

		}



	dev_dbg(css->dev, "%s: imgu 0x%x main 0x%x sp0 0x%x sp1 0x%x\n",

		__func__, imgu_status, irq_status[IMGU_IRQCTRL_MAIN],

		irq_status[IMGU_IRQCTRL_SP0], irq_status[IMGU_IRQCTRL_SP1]);



	if (!imgu_status && !irq_status[IMGU_IRQCTRL_MAIN])

		return -ENOMSG;



	return 0;

}

drivers/staging/media/ipu3/ipu3-css.h

0 → 100644
+202 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

/* Copyright (C) 2018 Intel Corporation */



#ifndef __IPU3_CSS_H

#define __IPU3_CSS_H



#include <linux/videodev2.h>

#include <linux/types.h>



#include "ipu3-abi.h"

#include "ipu3-css-pool.h"



/* 2 stages for split isp pipeline, 1 for scaling */

#define IMGU_NUM_SP			2

#define IMGU_MAX_PIPELINE_NUM		20



/* For DVS etc., format FRAME_FMT_YUV420_16 */

#define IPU3_CSS_AUX_FRAME_REF		0

/* For temporal noise reduction DVS etc., format FRAME_FMT_YUV_LINE */

#define IPU3_CSS_AUX_FRAME_TNR		1

#define IPU3_CSS_AUX_FRAME_TYPES	2	/* REF and TNR */

#define IPU3_CSS_AUX_FRAMES		2	/* 2 for REF and 2 for TNR */



#define IPU3_CSS_QUEUE_IN		0

#define IPU3_CSS_QUEUE_PARAMS		1

#define IPU3_CSS_QUEUE_OUT		2

#define IPU3_CSS_QUEUE_VF		3

#define IPU3_CSS_QUEUE_STAT_3A		4

#define IPU3_CSS_QUEUES			5



#define IPU3_CSS_RECT_EFFECTIVE		0	/* Effective resolution */

#define IPU3_CSS_RECT_BDS		1	/* Resolution after BDS */

#define IPU3_CSS_RECT_ENVELOPE		2	/* DVS envelope size */

#define IPU3_CSS_RECT_GDC		3	/* gdc output res */

#define IPU3_CSS_RECTS			4	/* number of rects */



#define IA_CSS_BINARY_MODE_PRIMARY	2

#define IA_CSS_BINARY_MODE_VIDEO	3

#define IPU3_CSS_DEFAULT_BINARY		3	/* default binary index */



/*

 * The pipe id type, distinguishes the kind of pipes that

 * can be run in parallel.

 */

enum ipu3_css_pipe_id {

	IPU3_CSS_PIPE_ID_PREVIEW,

	IPU3_CSS_PIPE_ID_COPY,

	IPU3_CSS_PIPE_ID_VIDEO,

	IPU3_CSS_PIPE_ID_CAPTURE,

	IPU3_CSS_PIPE_ID_YUVPP,

	IPU3_CSS_PIPE_ID_ACC,

	IPU3_CSS_PIPE_ID_NUM

};



struct ipu3_css_resolution {

	u32 w;

	u32 h;

};



enum ipu3_css_vf_status {

	IPU3_NODE_VF_ENABLED,

	IPU3_NODE_PV_ENABLED,

	IPU3_NODE_VF_DISABLED

};



enum ipu3_css_buffer_state {

	IPU3_CSS_BUFFER_NEW,	/* Not yet queued */

	IPU3_CSS_BUFFER_QUEUED,	/* Queued, waiting to be filled */

	IPU3_CSS_BUFFER_DONE,	/* Finished processing, removed from queue */

	IPU3_CSS_BUFFER_FAILED,	/* Was not processed, removed from queue */

};



struct ipu3_css_buffer {

	/* Private fields: user doesn't touch */

	dma_addr_t daddr;

	unsigned int queue;

	enum ipu3_css_buffer_state state;

	struct list_head list;

	u8 queue_pos;

};



struct ipu3_css_format {

	u32 pixelformat;

	enum v4l2_colorspace colorspace;

	enum imgu_abi_frame_format frame_format;

	enum imgu_abi_bayer_order bayer_order;

	enum imgu_abi_osys_format osys_format;

	enum imgu_abi_osys_tiling osys_tiling;

	u32 bytesperpixel_num;	/* Bytes per pixel in first plane * 50 */

	u8 bit_depth;		/* Effective bits per pixel */

	u8 chroma_decim;	/* Chroma plane decimation, 0=no chroma plane */

	u8 width_align;		/* Alignment requirement for width_pad */

	u8 flags;

};



struct ipu3_css_queue {

	union {

		struct v4l2_pix_format_mplane mpix;

		struct v4l2_meta_format	meta;



	} fmt;

	const struct ipu3_css_format *css_fmt;

	unsigned int width_pad;	/* bytesperline / byp */

	struct list_head bufs;

};



/* IPU3 Camera Sub System structure */

struct ipu3_css {

	struct device *dev;

	void __iomem *base;

	const struct firmware *fw;

	struct imgu_fw_header *fwp;

	int iomem_length;

	int fw_bl, fw_sp[IMGU_NUM_SP];	/* Indices of bl and SP binaries */

	struct ipu3_css_map *binary;	/* fw binaries mapped to device */

	unsigned int current_binary;	/* Currently selected binary */

	bool streaming;		/* true when streaming is enabled */

	enum ipu3_css_pipe_id pipe_id;	/* CSS pipe ID. */



	/* Data structures shared with IMGU and driver, always allocated */

	struct ipu3_css_map xmem_sp_stage_ptrs[IPU3_CSS_PIPE_ID_NUM]

					    [IMGU_ABI_MAX_STAGES];

	struct ipu3_css_map xmem_isp_stage_ptrs[IPU3_CSS_PIPE_ID_NUM]

					    [IMGU_ABI_MAX_STAGES];

	struct ipu3_css_map sp_ddr_ptrs;

	struct ipu3_css_map xmem_sp_group_ptrs;



	/* Data structures shared with IMGU and driver, binary specific */

	/* PARAM_CLASS_CONFIG and PARAM_CLASS_STATE parameters */

	struct ipu3_css_map binary_params_cs[IMGU_ABI_PARAM_CLASS_NUM - 1]

					    [IMGU_ABI_NUM_MEMORIES];



	struct {

		struct ipu3_css_map mem[IPU3_CSS_AUX_FRAMES];

		unsigned int width;

		unsigned int height;

		unsigned int bytesperline;

		unsigned int bytesperpixel;

	} aux_frames[IPU3_CSS_AUX_FRAME_TYPES];



	struct ipu3_css_queue queue[IPU3_CSS_QUEUES];

	struct v4l2_rect rect[IPU3_CSS_RECTS];

	struct ipu3_css_map abi_buffers[IPU3_CSS_QUEUES]

				    [IMGU_ABI_HOST2SP_BUFQ_SIZE];



	struct {

		struct ipu3_css_pool parameter_set_info;

		struct ipu3_css_pool acc;

		struct ipu3_css_pool gdc;

		struct ipu3_css_pool obgrid;

		/* PARAM_CLASS_PARAM parameters for binding while streaming */

		struct ipu3_css_pool binary_params_p[IMGU_ABI_NUM_MEMORIES];

	} pool;



	enum ipu3_css_vf_status vf_output_en;

	/* Protect access to css->queue[] */

	spinlock_t qlock;

};



/******************* css v4l *******************/

int ipu3_css_init(struct device *dev, struct ipu3_css *css,

		  void __iomem *base, int length);

void ipu3_css_cleanup(struct ipu3_css *css);

int ipu3_css_fmt_try(struct ipu3_css *css,

		     struct v4l2_pix_format_mplane *fmts[IPU3_CSS_QUEUES],

		     struct v4l2_rect *rects[IPU3_CSS_RECTS]);

int ipu3_css_fmt_set(struct ipu3_css *css,

		     struct v4l2_pix_format_mplane *fmts[IPU3_CSS_QUEUES],

		     struct v4l2_rect *rects[IPU3_CSS_RECTS]);

int ipu3_css_meta_fmt_set(struct v4l2_meta_format *fmt);

int ipu3_css_buf_queue(struct ipu3_css *css, struct ipu3_css_buffer *b);

struct ipu3_css_buffer *ipu3_css_buf_dequeue(struct ipu3_css *css);

int ipu3_css_start_streaming(struct ipu3_css *css);

void ipu3_css_stop_streaming(struct ipu3_css *css);

bool ipu3_css_queue_empty(struct ipu3_css *css);

bool ipu3_css_is_streaming(struct ipu3_css *css);



/******************* css hw *******************/

int ipu3_css_set_powerup(struct device *dev, void __iomem *base);

void ipu3_css_set_powerdown(struct device *dev, void __iomem *base);

int ipu3_css_irq_ack(struct ipu3_css *css);



/******************* set parameters ************/

int ipu3_css_set_parameters(struct ipu3_css *css,

			    struct ipu3_uapi_params *set_params);



/******************* css misc *******************/

static inline enum ipu3_css_buffer_state

ipu3_css_buf_state(struct ipu3_css_buffer *b)

{

	return b->state;

}



/* Initialize given buffer. May be called several times. */

static inline void ipu3_css_buf_init(struct ipu3_css_buffer *b,

				     unsigned int queue, dma_addr_t daddr)

{

	b->state = IPU3_CSS_BUFFER_NEW;

	b->queue = queue;

	b->daddr = daddr;

}

#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE