Commit ec683759 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/gmc10: program the smallK fragment size 



Explicitly set the smallk size to 0 (4k).  This is the hw
default, but set it anyway just in case something else
changed it.

Reviewed-by: default avatarHawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 2a12c4e9

drivers/gpu/drm/amd/amdgpu/gfxhub_v2_0.c

+4 −0
Original line number Diff line number Diff line
@@ -181,6 +181,10 @@ static void gfxhub_v2_0_init_cache_regs(struct amdgpu_device *adev) 
	tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 0);

	tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 0);

	WREG32_SOC15(GC, 0, mmGCVM_L2_CNTL4, tmp);



	tmp = mmGCVM_L2_CNTL5_DEFAULT;

	tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);

	WREG32_SOC15(GC, 0, mmGCVM_L2_CNTL5, tmp);

}



static void gfxhub_v2_0_enable_system_domain(struct amdgpu_device *adev)

drivers/gpu/drm/amd/amdgpu/mmhub_v2_0.c

+4 −0
Original line number Diff line number Diff line
@@ -164,6 +164,10 @@ static void mmhub_v2_0_init_cache_regs(struct amdgpu_device *adev) 
	tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 0);

	tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 0);

	WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL4, tmp);



	tmp = mmMMVM_L2_CNTL5_DEFAULT;

	tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);

	WREG32_SOC15(GC, 0, mmMMVM_L2_CNTL5, tmp);

}



static void mmhub_v2_0_enable_system_domain(struct amdgpu_device *adev)

CRA Git | Maintained and supported by SUSTech CRA and CCSE