Commit ec3636a5 authored by Prike Liang's avatar Prike Liang Committed by Alex Deucher
Browse files

drm/amdgpu: enable gfx clock gating for rn 



Enable gfx cg/mg/cp etc clock gating.

Signed-off-by: default avatarPrike Liang <Prike.Liang@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 723d4735

drivers/gpu/drm/amd/amdgpu/soc15.c

+7 −1
Original line number Diff line number Diff line
@@ -1155,7 +1155,13 @@ static int soc15_common_early_init(void *handle) 
		break;

	case CHIP_RENOIR:

		adev->asic_funcs = &soc15_asic_funcs;

		adev->cg_flags = 0;

		adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |

				 AMD_CG_SUPPORT_GFX_MGLS |

				 AMD_CG_SUPPORT_GFX_3D_CGCG |

				 AMD_CG_SUPPORT_GFX_3D_CGLS |

				 AMD_CG_SUPPORT_GFX_CGCG |

				 AMD_CG_SUPPORT_GFX_CGLS |

				 AMD_CG_SUPPORT_GFX_CP_LS;

		adev->pg_flags = 0;

		adev->external_rev_id = adev->rev_id + 0x91;

CRA Git | Maintained and supported by SUSTech CRA and CCSE