Commit e7e9ac1d authored by Thomas Petazzoni's avatar Thomas Petazzoni Committed by Jason Cooper
Browse files

ARM: orion5x: add Device Bus description at SoC level 



This commit adds the necessary SoC-level Device Tree definitions to
describe the Device Bus of Orion5x SOCs. The Device Bus is mainly used
to connect NOR flashes to the system.

Signed-off-by: default avatarThomas Petazzoni <thomas.petazzoni@free-electrons.com>
Link: https://lkml.kernel.org/r/1398202002-28530-27-git-send-email-thomas.petazzoni@free-electrons.com


Acked-by: default avatarSebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
Signed-off-by: default avatarJason Cooper <jason@lakedaemon.net>
parent 4bae02dd

arch/arm/boot/dts/orion5x.dtsi

+40 −0
Original line number Diff line number Diff line
@@ -24,6 +24,46 @@ 
		#size-cells = <1>;

		controller = <&mbusc>;



		devbus_bootcs: devbus-bootcs {

			compatible = "marvell,orion-devbus";

			reg = <MBUS_ID(0xf0, 0x01) 0x1046C 0x4>;

			ranges = <0 MBUS_ID(0x01, 0x0f) 0 0xffffffff>;

			#address-cells = <1>;

			#size-cells = <1>;

			clocks = <&core_clk 0>;

			status = "disabled";

		};



		devbus_cs0: devbus-cs0 {

			compatible = "marvell,orion-devbus";

			reg = <MBUS_ID(0xf0, 0x01) 0x1045C 0x4>;

			ranges = <0 MBUS_ID(0x01, 0x1e) 0 0xffffffff>;

			#address-cells = <1>;

			#size-cells = <1>;

			clocks = <&core_clk 0>;

			status = "disabled";

		};



		devbus_cs1: devbus-cs1 {

			compatible = "marvell,orion-devbus";

			reg = <MBUS_ID(0xf0, 0x01) 0x10460 0x4>;

			ranges = <0 MBUS_ID(0x01, 0x1d) 0 0xffffffff>;

			#address-cells = <1>;

			#size-cells = <1>;

			clocks = <&core_clk 0>;

			status = "disabled";

		};



		devbus_cs2: devbus-cs2 {

			compatible = "marvell,orion-devbus";

			reg = <MBUS_ID(0xf0, 0x01) 0x10464 0x4>;

			ranges = <0 MBUS_ID(0x01, 0x1b) 0 0xffffffff>;

			#address-cells = <1>;

			#size-cells = <1>;

			clocks = <&core_clk 0>;

			status = "disabled";

		};



		internal-regs {

			compatible = "simple-bus";

			#address-cells = <1>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE