Commit e7604ae2 authored by Dinh Nguyen's avatar Dinh Nguyen
Browse files

ARM: socfpga: dts: add clock fields for I2C, UART and USB on Arria10 



Add the required clock fields for all the I2C nodes. Also add missing clock
fields for UART0 and USB1.

Signed-off-by: default avatarDinh Nguyen <dinguyen@opensource.altera.com>
parent 6ff33f39

arch/arm/boot/dts/socfpga_arria10.dtsi

+8 −0
Original line number Diff line number Diff line
@@ -519,6 +519,7 @@ 
			compatible = "snps,designware-i2c";

			reg = <0xffc02200 0x100>;

			interrupts = <0 105 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&l4_sp_clk>;

			status = "disabled";

		};
@@ -528,6 +529,7 @@ 
			compatible = "snps,designware-i2c";

			reg = <0xffc02300 0x100>;

			interrupts = <0 106 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&l4_sp_clk>;

			status = "disabled";

		};
@@ -537,6 +539,7 @@ 
			compatible = "snps,designware-i2c";

			reg = <0xffc02400 0x100>;

			interrupts = <0 107 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&l4_sp_clk>;

			status = "disabled";

		};
@@ -546,6 +549,7 @@ 
			compatible = "snps,designware-i2c";

			reg = <0xffc02500 0x100>;

			interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&l4_sp_clk>;

			status = "disabled";

		};
@@ -555,6 +559,7 @@ 
			compatible = "snps,designware-i2c";

			reg = <0xffc02600 0x100>;

			interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&l4_sp_clk>;

			status = "disabled";

		};
@@ -658,6 +663,7 @@ 
			interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>;

			reg-shift = <2>;

			reg-io-width = <4>;

			clocks = <&l4_sp_clk>;

			status = "disabled";

		};
@@ -692,6 +698,8 @@ 
			compatible = "snps,dwc2";

			reg = <0xffb40000 0xffff>;

			interrupts = <0 96 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&usb_clk>;

			clock-names = "otg";

			phys = <&usbphy0>;

			phy-names = "usb2-phy";

			status = "disabled";

CRA Git | Maintained and supported by SUSTech CRA and CCSE