Commit e6616410 authored by Reza Amini's avatar Reza Amini Committed by Alex Deucher
Browse files

drm/amd/display: Implement DePQ for DCN2 



[Why]
Need support for more color management in 10bit
surface.

[How]
Provide support for DePQ for 10bit surface

Signed-off-by: default avatarReza Amini <Reza.Amini@amd.com>
Reviewed-by: default avatarKrunoslav Kovac <Krunoslav.Kovac@amd.com>
Acked-by: default avatarLeo Li <sunpeng.li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 0beb5403

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp_cm.c

+3 −0
Original line number Diff line number Diff line
@@ -149,6 +149,9 @@ void dpp2_set_degamma( 
	case IPP_DEGAMMA_MODE_HW_xvYCC:

		REG_UPDATE(CM_DGAM_CONTROL, CM_DGAM_LUT_MODE, 2);

			break;

	case IPP_DEGAMMA_MODE_USER_PWL:

		REG_UPDATE(CM_DGAM_CONTROL, CM_DGAM_LUT_MODE, 3);

		break;

	default:

		BREAK_TO_DEBUGGER();

		break;

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c

+5 −0
Original line number Diff line number Diff line
@@ -878,6 +878,11 @@ bool dcn20_set_input_transfer_func(struct dc *dc, 
					IPP_DEGAMMA_MODE_BYPASS);

			break;

		case TRANSFER_FUNCTION_PQ:

			dpp_base->funcs->dpp_set_degamma(dpp_base, IPP_DEGAMMA_MODE_USER_PWL);

			cm_helper_translate_curve_to_degamma_hw_format(tf, &dpp_base->degamma_params);

			dpp_base->funcs->dpp_program_degamma_pwl(dpp_base, &dpp_base->degamma_params);

			result = true;

			break;

		default:

			result = false;

			break;

CRA Git | Maintained and supported by SUSTech CRA and CCSE