Commit e4696122 authored by Biju Das's avatar Biju Das Committed by Simon Horman
Browse files

ARM: dts: r8a77470: Add SCIF DMA support 



Add SCIF DMA support for R8A77470 SoC.

Signed-off-by: default avatarBiju Das <biju.das@bp.renesas.com>
Reviewed-by: default avatarFabrizio Castro <fabrizio.castro@bp.renesas.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 8cdb8f1a

arch/arm/boot/dts/r8a77470.dtsi

+18 −0
Original line number Diff line number Diff line
@@ -198,6 +198,9 @@ 
			clocks = <&cpg CPG_MOD 721>,

				 <&cpg CPG_CORE 5>, <&scif_clk>;

			clock-names = "fck", "brg_int", "scif_clk";

			dmas = <&dmac0 0x29>, <&dmac0 0x2a>,

			       <&dmac1 0x29>, <&dmac1 0x2a>;

			dma-names = "tx", "rx", "tx", "rx";

			power-domains = <&sysc 32>;

			resets = <&cpg 721>;

			status = "disabled";
@@ -211,6 +214,9 @@ 
			clocks = <&cpg CPG_MOD 720>,

				 <&cpg CPG_CORE 5>, <&scif_clk>;

			clock-names = "fck", "brg_int", "scif_clk";

			dmas = <&dmac0 0x2d>, <&dmac0 0x2e>,

			       <&dmac1 0x2d>, <&dmac1 0x2e>;

			dma-names = "tx", "rx", "tx", "rx";

			power-domains = <&sysc 32>;

			resets = <&cpg 720>;

			status = "disabled";
@@ -224,6 +230,9 @@ 
			clocks = <&cpg CPG_MOD 719>,

				 <&cpg CPG_CORE 5>, <&scif_clk>;

			clock-names = "fck", "brg_int", "scif_clk";

			dmas = <&dmac0 0x2b>, <&dmac0 0x2c>,

			       <&dmac1 0x2b>, <&dmac1 0x2c>;

			dma-names = "tx", "rx", "tx", "rx";

			power-domains = <&sysc 32>;

			resets = <&cpg 719>;

			status = "disabled";
@@ -237,6 +246,9 @@ 
			clocks = <&cpg CPG_MOD 718>,

				 <&cpg CPG_CORE 5>, <&scif_clk>;

			clock-names = "fck", "brg_int", "scif_clk";

			dmas = <&dmac0 0x2f>, <&dmac0 0x30>,

			       <&dmac1 0x2f>, <&dmac1 0x30>;

			dma-names = "tx", "rx", "tx", "rx";

			power-domains = <&sysc 32>;

			resets = <&cpg 718>;

			status = "disabled";
@@ -250,6 +262,9 @@ 
			clocks = <&cpg CPG_MOD 715>,

				 <&cpg CPG_CORE 5>, <&scif_clk>;

			clock-names = "fck", "brg_int", "scif_clk";

			dmas = <&dmac0 0xfb>, <&dmac0 0xfc>,

			       <&dmac1 0xfb>, <&dmac1 0xfc>;

			dma-names = "tx", "rx", "tx", "rx";

			power-domains = <&sysc 32>;

			resets = <&cpg 715>;

			status = "disabled";
@@ -263,6 +278,9 @@ 
			clocks = <&cpg CPG_MOD 714>,

				 <&cpg CPG_CORE 5>, <&scif_clk>;

			clock-names = "fck", "brg_int", "scif_clk";

			dmas = <&dmac0 0xfd>, <&dmac0 0xfe>,

			       <&dmac1 0xfd>, <&dmac1 0xfe>;

			dma-names = "tx", "rx", "tx", "rx";

			power-domains = <&sysc 32>;

			resets = <&cpg 714>;

			status = "disabled";

CRA Git | Maintained and supported by SUSTech CRA and CCSE