Commit e4282ddb authored by Frieder Schrempf's avatar Frieder Schrempf Committed by Shawn Guo
Browse files

arm64: dts: fsl: Remove unused properties from FSL QSPI nodes 



After switching to the new FSL QSPI driver the properties
'fsl,qspi-has-second-chip' and 'big-endian' are not used anymore.

The driver now uses the 'reg' property to determine the bus and
the chipselect. The endianness is selected by the driver depending
on which SoC is used.

Signed-off-by: default avatarFrieder Schrempf <frieder.schrempf@kontron.de>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent e464fd2b

arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi

+0 −1
Original line number Original line Diff line number Diff line
@@ -296,7 +296,6 @@ 
			interrupts = <0 99 0x4>;

			interrupts = <0 99 0x4>;

			clock-names = "qspi_en", "qspi";

			clock-names = "qspi_en", "qspi";

			clocks = <&clockgen 4 0>, <&clockgen 4 0>;

			clocks = <&clockgen 4 0>, <&clockgen 4 0>;

			big-endian;

			status = "disabled";

			status = "disabled";

		};

		};

arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi

+0 −2
Original line number Original line Diff line number Diff line
@@ -215,8 +215,6 @@ 
			interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;

			interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;

			clock-names = "qspi_en", "qspi";

			clock-names = "qspi_en", "qspi";

			clocks = <&clockgen 4 1>, <&clockgen 4 1>;

			clocks = <&clockgen 4 1>, <&clockgen 4 1>;

			big-endian;

			fsl,qspi-has-second-chip;

			status = "disabled";

			status = "disabled";

		};

		};

CRA Git | Maintained and supported by SUSTech CRA and CCSE