Commit e3560305 authored by Pranith Kumar's avatar Pranith Kumar Committed by Linus Torvalds
Browse files

flush_icache_range: export symbol to fix build errors 



Fix building errors occuring due to a missing export of
flush_icache_range() in

kisskb.ellerman.id.au/kisskb/buildresult/11677809/

ERROR: "flush_icache_range" [drivers/misc/lkdtm.ko] undefined!

Signed-off-by: default avatarPranith Kumar <bobby.prani@gmail.com>
Reported-by: default avatarGeert Uytterhoeven <geert@linux-m68k.org>
Acked-by: Vineet Gupta <vgupta@synopsys.com>	[arc]
Acked-by: Richard Kuo <rkuo@codeaurora.org>	[hexagon]
Cc: Chris Metcalf <cmetcalf@tilera.com>
Cc: Chris Zankel <chris@zankel.net>
Acked-by: Max Filippov <jcmvbkbc@gmail.com>	[xtensa]
Cc: Noam Camus <noamc@ezchip.com>
Cc: Masami Hiramatsu <masami.hiramatsu.pt@hitachi.com>
Acked-by: Zhigang Lu <zlu@tilera.com>		[tile]
Cc: Kirill Tkhai <tkhai@yandex.ru>
Signed-off-by: default avatarAndrew Morton <akpm@linux-foundation.org>
Signed-off-by: default avatarLinus Torvalds <torvalds@linux-foundation.org>
parent 498b473a

arch/arc/mm/cache_arc700.c

+1 −0
Original line number Diff line number Diff line
@@ -581,6 +581,7 @@ void flush_icache_range(unsigned long kstart, unsigned long kend) 
		tot_sz -= sz;

	}

}

EXPORT_SYMBOL(flush_icache_range);



/*

 * General purpose helper to make I and D cache lines consistent.

arch/hexagon/mm/cache.c

+1 −0
Original line number Diff line number Diff line
@@ -68,6 +68,7 @@ void flush_icache_range(unsigned long start, unsigned long end) 
	);

	local_irq_restore(flags);

}

EXPORT_SYMBOL(flush_icache_range);



void hexagon_clean_dcache_range(unsigned long start, unsigned long end)

{

arch/sh/mm/cache.c

+1 −0
Original line number Diff line number Diff line
@@ -229,6 +229,7 @@ void flush_icache_range(unsigned long start, unsigned long end) 


	cacheop_on_each_cpu(local_flush_icache_range, (void *)&data, 1);

}

EXPORT_SYMBOL(flush_icache_range);



void flush_icache_page(struct vm_area_struct *vma, struct page *page)

{

arch/tile/kernel/smp.c

+1 −0
Original line number Diff line number Diff line
@@ -183,6 +183,7 @@ void flush_icache_range(unsigned long start, unsigned long end) 
		preempt_enable();

	}

}

EXPORT_SYMBOL(flush_icache_range);





/* Called when smp_send_reschedule() triggers IRQ_RESCHEDULE. */

arch/xtensa/kernel/smp.c

+1 −0
Original line number Diff line number Diff line
@@ -571,6 +571,7 @@ void flush_icache_range(unsigned long start, unsigned long end) 
	};

	on_each_cpu(ipi_flush_icache_range, &fd, 1);

}

EXPORT_SYMBOL(flush_icache_range);



/* ------------------------------------------------------------------------- */

CRA Git | Maintained and supported by SUSTech CRA and CCSE