Unverified Commit e28dcc77 authored by Christoph Hellwig's avatar Christoph Hellwig Committed by Palmer Dabbelt
Browse files

riscv: remove unreachable big endian code 



RISC-V is always little endian.

Signed-off-by: default avatarChristoph Hellwig <hch@lst.de>
Signed-off-by: default avatarPalmer Dabbelt <palmer@sifive.com>
parent 5cfade5f

arch/riscv/include/asm/elf.h

+0 −6
Original line number Diff line number Diff line
@@ -27,13 +27,7 @@ 
#define ELF_CLASS	ELFCLASS32

#endif



#if defined(__LITTLE_ENDIAN)

#define ELF_DATA	ELFDATA2LSB

#elif defined(__BIG_ENDIAN)

#define ELF_DATA	ELFDATA2MSB

#else

#error "Unknown endianness"

#endif



/*

 * This is used to ensure we don't load something for the wrong architecture.

arch/riscv/include/asm/uaccess.h

+1 −8
Original line number Diff line number Diff line
@@ -101,15 +101,8 @@ static inline int __access_ok(unsigned long addr, unsigned long size) 
 * on our cache or tlb entries.

 */



#if defined(__LITTLE_ENDIAN)

#define __MSW	1

#define __LSW	0

#elif defined(__BIG_ENDIAN)

#define __MSW	0

#define	__LSW	1

#else

#error "Unknown endianness"

#endif

#define __MSW	1



/*

 * The "__xxx" versions of the user access functions do not verify the address

CRA Git | Maintained and supported by SUSTech CRA and CCSE