Commit e2514165 authored by Qianggui Song's avatar Qianggui Song Committed by Marc Zyngier
Browse files

irqchip/meson-gpio: Rework meson irqchip driver to support meson-A1 SoCs 



Since Meson-A1 SoCs register layout of gpio interrupt controller has
difference with previous chips, registers to decide irq line and offset
of trigger method are all changed, the current driver should be modified.

Signed-off-by: default avatarQianggui Song <qianggui.song@amlogic.com>
Signed-off-by: default avatarMarc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20191216123645.10099-3-qianggui.song@amlogic.com
parent fd6765b4

drivers/irqchip/irq-meson-gpio.c

+70 −25
Original line number Diff line number Diff line
@@ -30,44 +30,75 @@ 
 * stuck at 0. Bits 8 to 15 are responsive and have the expected

 * effect.

 */

#define REG_EDGE_POL_EDGE(x)	BIT(x)

#define REG_EDGE_POL_LOW(x)	BIT(16 + (x))

#define REG_BOTH_EDGE(x)	BIT(8 + (x))

#define REG_EDGE_POL_MASK(x)    (	\

		REG_EDGE_POL_EDGE(x) |	\

		REG_EDGE_POL_LOW(x)  |	\

		REG_BOTH_EDGE(x))

#define REG_EDGE_POL_EDGE(params, x)	BIT((params)->edge_single_offset + (x))

#define REG_EDGE_POL_LOW(params, x)	BIT((params)->pol_low_offset + (x))

#define REG_BOTH_EDGE(params, x)	BIT((params)->edge_both_offset + (x))

#define REG_EDGE_POL_MASK(params, x)    (	\

		REG_EDGE_POL_EDGE(params, x) |	\

		REG_EDGE_POL_LOW(params, x)  |	\

		REG_BOTH_EDGE(params, x))

#define REG_PIN_SEL_SHIFT(x)	(((x) % 4) * 8)

#define REG_FILTER_SEL_SHIFT(x)	((x) * 4)



struct meson_gpio_irq_controller;

static void meson8_gpio_irq_sel_pin(struct meson_gpio_irq_controller *ctl,

				    unsigned int channel, unsigned long hwirq);

static void meson_gpio_irq_init_dummy(struct meson_gpio_irq_controller *ctl);



struct irq_ctl_ops {

	void (*gpio_irq_sel_pin)(struct meson_gpio_irq_controller *ctl,

				 unsigned int channel, unsigned long hwirq);

	void (*gpio_irq_init)(struct meson_gpio_irq_controller *ctl);

};



struct meson_gpio_irq_params {

	unsigned int nr_hwirq;

	bool support_edge_both;

	unsigned int edge_both_offset;

	unsigned int edge_single_offset;

	unsigned int pol_low_offset;

	unsigned int pin_sel_mask;

	struct irq_ctl_ops ops;

};



#define INIT_MESON_COMMON(irqs, init, sel)			\

	.nr_hwirq = irqs,					\

	.ops = {						\

		.gpio_irq_init = init,				\

		.gpio_irq_sel_pin = sel,			\

	},



#define INIT_MESON8_COMMON_DATA(irqs)				\

	INIT_MESON_COMMON(irqs, meson_gpio_irq_init_dummy,	\

			  meson8_gpio_irq_sel_pin)		\

	.edge_single_offset = 0,				\

	.pol_low_offset = 16,					\

	.pin_sel_mask = 0xff,					\



static const struct meson_gpio_irq_params meson8_params = {

	.nr_hwirq = 134,

	INIT_MESON8_COMMON_DATA(134)

};



static const struct meson_gpio_irq_params meson8b_params = {

	.nr_hwirq = 119,

	INIT_MESON8_COMMON_DATA(119)

};



static const struct meson_gpio_irq_params gxbb_params = {

	.nr_hwirq = 133,

	INIT_MESON8_COMMON_DATA(133)

};



static const struct meson_gpio_irq_params gxl_params = {

	.nr_hwirq = 110,

	INIT_MESON8_COMMON_DATA(110)

};



static const struct meson_gpio_irq_params axg_params = {

	.nr_hwirq = 100,

	INIT_MESON8_COMMON_DATA(100)

};



static const struct meson_gpio_irq_params sm1_params = {

	.nr_hwirq = 100,

	INIT_MESON8_COMMON_DATA(100)

	.support_edge_both = true,

	.edge_both_offset = 8,

};



static const struct of_device_id meson_irq_gpio_matches[] = {
@@ -100,9 +131,22 @@ static void meson_gpio_irq_update_bits(struct meson_gpio_irq_controller *ctl, 
	writel_relaxed(tmp, ctl->base + reg);

}



static unsigned int meson_gpio_irq_channel_to_reg(unsigned int channel)

static void meson_gpio_irq_init_dummy(struct meson_gpio_irq_controller *ctl)

{

	return (channel < 4) ? REG_PIN_03_SEL : REG_PIN_47_SEL;

}



static void meson8_gpio_irq_sel_pin(struct meson_gpio_irq_controller *ctl,

				    unsigned int channel, unsigned long hwirq)

{

	unsigned int reg_offset;

	unsigned int bit_offset;



	reg_offset = (channel < 4) ? REG_PIN_03_SEL : REG_PIN_47_SEL;

	bit_offset = REG_PIN_SEL_SHIFT(channel);



	meson_gpio_irq_update_bits(ctl, reg_offset,

				   ctl->params->pin_sel_mask << bit_offset,

				   hwirq << bit_offset);

}



static int
@@ -110,7 +154,7 @@ meson_gpio_irq_request_channel(struct meson_gpio_irq_controller *ctl, 
			       unsigned long  hwirq,

			       u32 **channel_hwirq)

{

	unsigned int reg, idx;

	unsigned int idx;



	spin_lock(&ctl->lock);
@@ -129,10 +173,7 @@ meson_gpio_irq_request_channel(struct meson_gpio_irq_controller *ctl, 
	 * Setup the mux of the channel to route the signal of the pad

	 * to the appropriate input of the GIC

	 */

	reg = meson_gpio_irq_channel_to_reg(idx);

	meson_gpio_irq_update_bits(ctl, reg,

				   0xff << REG_PIN_SEL_SHIFT(idx),

				   hwirq << REG_PIN_SEL_SHIFT(idx));

	ctl->params->ops.gpio_irq_sel_pin(ctl, idx, hwirq);



	/*

	 * Get the hwirq number assigned to this channel through
@@ -173,7 +214,9 @@ static int meson_gpio_irq_type_setup(struct meson_gpio_irq_controller *ctl, 
{

	u32 val = 0;

	unsigned int idx;

	const struct meson_gpio_irq_params *params;



	params = ctl->params;

	idx = meson_gpio_irq_get_channel_idx(ctl, channel_hwirq);



	/*
@@ -190,22 +233,22 @@ static int meson_gpio_irq_type_setup(struct meson_gpio_irq_controller *ctl, 
	 * precedence over the other edge/polarity settings

	 */

	if (type == IRQ_TYPE_EDGE_BOTH) {

		if (!ctl->params->support_edge_both)

		if (!params->support_edge_both)

			return -EINVAL;



		val |= REG_BOTH_EDGE(idx);

		val |= REG_BOTH_EDGE(params, idx);

	} else {

		if (type & (IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING))

			val |= REG_EDGE_POL_EDGE(idx);

			val |= REG_EDGE_POL_EDGE(params, idx);



		if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_EDGE_FALLING))

			val |= REG_EDGE_POL_LOW(idx);

			val |= REG_EDGE_POL_LOW(params, idx);

	}



	spin_lock(&ctl->lock);



	meson_gpio_irq_update_bits(ctl, REG_EDGE_POL,

				   REG_EDGE_POL_MASK(idx), val);

				   REG_EDGE_POL_MASK(params, idx), val);



	spin_unlock(&ctl->lock);
@@ -371,6 +414,8 @@ static int __init meson_gpio_irq_parse_dt(struct device_node *node, 
		return ret;

	}



	ctl->params->ops.gpio_irq_init(ctl);



	return 0;

}

CRA Git | Maintained and supported by SUSTech CRA and CCSE