Commit e224e4f1 authored by Xiangliang Yu's avatar Xiangliang Yu Committed by Alex Deucher
Browse files

drm/amd/powerplay: Ignore smu buffer usage



SMU buffer is used for power feature, but for virtualization, the
power is controlled by hypervisor. Ignore it.

Signed-off-by: default avatarXiangliang Yu <Xiangliang.Yu@amd.com>
Signed-off-by: default avatarMonk Liu <Monk.Liu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Acked-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent ed91dd49
Loading
Loading
Loading
Loading
+11 −2
Original line number Diff line number Diff line
@@ -407,8 +407,14 @@ int smu7_request_smu_load_fw(struct pp_smumgr *smumgr)
					0x0);

	if (smumgr->chip_id > CHIP_TOPAZ) { /* add support for Topaz */
		smu7_send_msg_to_smc_with_parameter(smumgr, PPSMC_MSG_SMU_DRAM_ADDR_HI, smu_data->smu_buffer.mc_addr_high);
		smu7_send_msg_to_smc_with_parameter(smumgr, PPSMC_MSG_SMU_DRAM_ADDR_LO, smu_data->smu_buffer.mc_addr_low);
		if (!cgs_is_virtualization_enabled(smumgr->device)) {
			smu7_send_msg_to_smc_with_parameter(smumgr,
						PPSMC_MSG_SMU_DRAM_ADDR_HI,
						smu_data->smu_buffer.mc_addr_high);
			smu7_send_msg_to_smc_with_parameter(smumgr,
						PPSMC_MSG_SMU_DRAM_ADDR_LO,
						smu_data->smu_buffer.mc_addr_low);
		}
		fw_to_load = UCODE_ID_RLC_G_MASK
			   + UCODE_ID_SDMA0_MASK
			   + UCODE_ID_SDMA1_MASK
@@ -566,6 +572,9 @@ int smu7_init(struct pp_smumgr *smumgr)
		(cgs_handle_t)smu_data->header_buffer.handle);
		return -EINVAL);

	if (cgs_is_virtualization_enabled(smumgr->device))
		return 0;

	smu_allocate_memory(smumgr->device,
		smu_data->smu_buffer.data_size,
		CGS_GPU_MEM_TYPE__VISIBLE_CONTIG_FB,