Commit e21adc78 authored by Laurent Pinchart's avatar Laurent Pinchart Committed by Simon Horman
Browse files

arm64: dts: renesas: Fix VSPD registers range 



The VSPD and FCPVD nodes have overlapping register ranges, as the FCPVD
devices are mapped in the memory range usually used by the VSP LUT and
CLU, which are not present in the VSPD. Fix this by shortening the VSPD
registers range to 0x5000.

Fixes: 9f8573e3 ("arm64: dts: renesas: r8a7795: Add VSP instances")
Fixes: 291e0c49 ("arm64: dts: r8a7795: Add support for R-Car H3 ES2.0")
Fixes: f06ffdfb ("arm64: dts: r8a7796: Add VSP instances")
Fixes: b4f92030 ("arm64: dts: renesas: r8a77970: add VSPD support")
Fixes: 295952a1 ("arm64: dts: renesas: r8a77995: add VSP instances")
Fixes: 85cb3229 ("arm64: dts: renesas: r8a77965: Add VSP instances")
Reported-by: default avatarSimon Horman <horms+renesas@verge.net.au>
Reported-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent cba59c25

arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -77,7 +77,7 @@ 


	vspd3: vsp@fea38000 {

		compatible = "renesas,vsp2";

		reg = <0 0xfea38000 0 0x8000>;

		reg = <0 0xfea38000 0 0x5000>;

		interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&cpg CPG_MOD 620>;

		power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;

arch/arm64/boot/dts/renesas/r8a7795.dtsi

+3 −3
Original line number Diff line number Diff line
@@ -2536,7 +2536,7 @@ 


		vspd0: vsp@fea20000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea20000 0 0x8000>;

			reg = <0 0xfea20000 0 0x5000>;

			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 623>;

			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
@@ -2547,7 +2547,7 @@ 


		vspd1: vsp@fea28000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea28000 0 0x8000>;

			reg = <0 0xfea28000 0 0x5000>;

			interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 622>;

			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
@@ -2558,7 +2558,7 @@ 


		vspd2: vsp@fea30000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea30000 0 0x8000>;

			reg = <0 0xfea30000 0 0x5000>;

			interrupts = <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 621>;

			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;

arch/arm64/boot/dts/renesas/r8a7796.dtsi

+3 −3
Original line number Diff line number Diff line
@@ -2253,7 +2253,7 @@ 


		vspd0: vsp@fea20000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea20000 0 0x8000>;

			reg = <0 0xfea20000 0 0x5000>;

			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 623>;

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
@@ -2264,7 +2264,7 @@ 


		vspd1: vsp@fea28000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea28000 0 0x8000>;

			reg = <0 0xfea28000 0 0x5000>;

			interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 622>;

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
@@ -2275,7 +2275,7 @@ 


		vspd2: vsp@fea30000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea30000 0 0x8000>;

			reg = <0 0xfea30000 0 0x5000>;

			interrupts = <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 621>;

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;

arch/arm64/boot/dts/renesas/r8a77965.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -1490,7 +1490,7 @@ 


		vspd0: vsp@fea20000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea20000 0 0x8000>;

			reg = <0 0xfea20000 0 0x5000>;

			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 623>;

			power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
@@ -1509,7 +1509,7 @@ 


		vspd1: vsp@fea28000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea28000 0 0x8000>;

			reg = <0 0xfea28000 0 0x5000>;

			interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 622>;

			power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;

arch/arm64/boot/dts/renesas/r8a77970.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -773,7 +773,7 @@ 


		vspd0: vsp@fea20000 {

			compatible = "renesas,vsp2";

			reg = <0 0xfea20000 0 0x8000>;

			reg = <0 0xfea20000 0 0x5000>;

			interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 623>;

			power-domains = <&sysc R8A77970_PD_ALWAYS_ON>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE