Commit e1c9a0dc authored by Lijun Ou's avatar Lijun Ou Committed by Jason Gunthorpe
Browse files

RDMA/hns: Dump detailed driver-specific CQ 



This patch adds support of resource track for hip08 and take dumping cq
context state used for debugging as an example.  More resources track
supports for hns driver will be added in future.

The output should be as follows.
$ rdma res show cq dev hnseth0 -d
dev hnseth0 cqe 1023 users 2 poll-ctx WORKQUEUE pid 0 comm [ib_core] drv_state 2 drv_ceq
n 0 drv_cqn 0 drv_hopnum 1 drv_pi 0 drv_ci 0 drv_coalesce 0 drv_period 0 drv_cnt 0

Signed-off-by: default avatarTao Tian <tiantao6@huawei.com>
Signed-off-by: default avatarYangyang Li <liyangyang20@huawei.com>
Signed-off-by: default avatarchenglang <chenglang@huawei.com>
Signed-off-by: default avatarLijun Ou <oulijun@huawei.com>
Reviewed-by: default avatarLeon Romanovsky <leonro@mellanox.com>
Signed-off-by: default avatarJason Gunthorpe <jgg@mellanox.com>
parent 68e326de

drivers/infiniband/hw/hns/Makefile

+2 −2
Original line number Diff line number Diff line
@@ -7,8 +7,8 @@ ccflags-y := -I $(srctree)/drivers/net/ethernet/hisilicon/hns3 
obj-$(CONFIG_INFINIBAND_HNS) += hns-roce.o

hns-roce-objs := hns_roce_main.o hns_roce_cmd.o hns_roce_pd.o \

	hns_roce_ah.o hns_roce_hem.o hns_roce_mr.o hns_roce_qp.o \

	hns_roce_cq.o hns_roce_alloc.o hns_roce_db.o hns_roce_srq.o

	hns_roce_cq.o hns_roce_alloc.o hns_roce_db.o hns_roce_srq.o hns_roce_restrack.o

obj-$(CONFIG_INFINIBAND_HNS_HIP06) += hns-roce-hw-v1.o

hns-roce-hw-v1-objs := hns_roce_hw_v1.o

obj-$(CONFIG_INFINIBAND_HNS_HIP08) += hns-roce-hw-v2.o

hns-roce-hw-v2-objs := hns_roce_hw_v2.o
 
hns-roce-hw-v2-objs := hns_roce_hw_v2.o hns_roce_hw_v2_dfx.o

drivers/infiniband/hw/hns/hns_roce_cmd.h

+1 −0
Original line number Diff line number Diff line
@@ -53,6 +53,7 @@ enum { 
	HNS_ROCE_CMD_QUERY_QPC		= 0x42,



	HNS_ROCE_CMD_MODIFY_CQC		= 0x52,

	HNS_ROCE_CMD_QUERY_CQC		= 0x53,

	/* CQC BT commands */

	HNS_ROCE_CMD_WRITE_CQC_BT0	= 0x10,

	HNS_ROCE_CMD_WRITE_CQC_BT1	= 0x11,

drivers/infiniband/hw/hns/hns_roce_device.h

+8 −0
Original line number Diff line number Diff line
@@ -867,6 +867,11 @@ struct hns_roce_work { 
	int sub_type;

};



struct hns_roce_dfx_hw {

	int (*query_cqc_info)(struct hns_roce_dev *hr_dev, u32 cqn,

			      int *buffer);

};



struct hns_roce_hw {

	int (*reset)(struct hns_roce_dev *hr_dev, bool enable);

	int (*cmq_init)(struct hns_roce_dev *hr_dev);
@@ -984,6 +989,7 @@ struct hns_roce_dev { 
	const struct hns_roce_hw *hw;

	void			*priv;

	struct workqueue_struct *irq_workq;

	const struct hns_roce_dfx_hw *dfx;

};



static inline struct hns_roce_dev *to_hr_dev(struct ib_device *ib_dev)
@@ -1196,4 +1202,6 @@ int hns_get_gid_index(struct hns_roce_dev *hr_dev, u8 port, int gid_index); 
int hns_roce_init(struct hns_roce_dev *hr_dev);

void hns_roce_exit(struct hns_roce_dev *hr_dev);



int hns_roce_fill_res_entry(struct sk_buff *msg,

			    struct rdma_restrack_entry *res);

#endif /* _HNS_ROCE_DEVICE_H */

drivers/infiniband/hw/hns/hns_roce_hw_v2.c

+5 −0
Original line number Diff line number Diff line
@@ -6068,6 +6068,10 @@ static int hns_roce_v2_post_srq_recv(struct ib_srq *ibsrq, 
	return ret;

}



static const struct hns_roce_dfx_hw hns_roce_dfx_hw_v2 = {

	.query_cqc_info = hns_roce_v2_query_cqc_info,

};



static const struct ib_device_ops hns_roce_v2_dev_ops = {

	.destroy_qp = hns_roce_v2_destroy_qp,

	.modify_cq = hns_roce_v2_modify_cq,
@@ -6140,6 +6144,7 @@ static int hns_roce_hw_v2_get_cfg(struct hns_roce_dev *hr_dev, 
	int i;



	hr_dev->hw = &hns_roce_hw_v2;

	hr_dev->dfx = &hns_roce_dfx_hw_v2;

	hr_dev->sdb_offset = ROCEE_DB_SQ_L_0_REG;

	hr_dev->odb_offset = hr_dev->sdb_offset;

drivers/infiniband/hw/hns/hns_roce_hw_v2.h

+3 −0
Original line number Diff line number Diff line
@@ -1799,6 +1799,9 @@ struct hns_roce_sccc_clr_done { 
	__le32 rsv[5];

};



int hns_roce_v2_query_cqc_info(struct hns_roce_dev *hr_dev, u32 cqn,

			       int *buffer);



static inline void hns_roce_write64(struct hns_roce_dev *hr_dev, __le32 val[2],

				    void __iomem *dest)

{

CRA Git | Maintained and supported by SUSTech CRA and CCSE