Commit e045f044 authored by Anson Huang's avatar Anson Huang Committed by Shawn Guo
Browse files

arm64: dts: imx8mq: Move usdhc clocks assignment to board DT 



usdhc's clock rate is different according to different devices
connected, so clock rate assignment should be placed in board
DT according to different devices connected on each usdhc port.

Signed-off-by: default avatarAnson Huang <Anson.Huang@nxp.com>
Reviewed-by: default avatarAbel Vesa <abel.vesa@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 3944b454

arch/arm64/boot/dts/freescale/imx8mq-evk.dts

+4 −0
Original line number Diff line number Diff line
@@ -278,6 +278,8 @@ 
};



&usdhc1 {

	assigned-clocks = <&clk IMX8MQ_CLK_USDHC1>;

	assigned-clock-rates = <400000000>;

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc1>;

	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
@@ -291,6 +293,8 @@ 
};



&usdhc2 {

	assigned-clocks = <&clk IMX8MQ_CLK_USDHC2>;

	assigned-clock-rates = <200000000>;

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc2>;

	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;

arch/arm64/boot/dts/freescale/imx8mq-hummingboard-pulse.dts

+2 −0
Original line number Diff line number Diff line
@@ -110,6 +110,8 @@ 
};



&usdhc2 {

	assigned-clocks = <&clk IMX8MQ_CLK_USDHC2>;

	assigned-clock-rates = <200000000>;

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;

	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;

arch/arm64/boot/dts/freescale/imx8mq-librem5-devkit.dts

+4 −0
Original line number Diff line number Diff line
@@ -780,6 +780,8 @@ 
};



&usdhc1 {

	assigned-clocks = <&clk IMX8MQ_CLK_USDHC1>;

	assigned-clock-rates = <400000000>;

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc1>;

	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
@@ -790,6 +792,8 @@ 
};



&usdhc2 {

	assigned-clocks = <&clk IMX8MQ_CLK_USDHC2>;

	assigned-clock-rates = <200000000>;

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc2>;

	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;

arch/arm64/boot/dts/freescale/imx8mq-nitrogen.dts

+2 −0
Original line number Diff line number Diff line
@@ -191,6 +191,8 @@ 
};



&usdhc1 {

	assigned-clocks = <&clk IMX8MQ_CLK_USDHC1>;

	assigned-clock-rates = <400000000>;

	bus-width = <8>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_usdhc1>;

arch/arm64/boot/dts/freescale/imx8mq-pico-pi.dts

+4 −0
Original line number Diff line number Diff line
@@ -207,6 +207,8 @@ 
};



&usdhc1 {

	assigned-clocks = <&clk IMX8MQ_CLK_USDHC1>;

	assigned-clock-rates = <400000000>;

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc1>;

	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
@@ -217,6 +219,8 @@ 
};



&usdhc2 {

	assigned-clocks = <&clk IMX8MQ_CLK_USDHC2>;

	assigned-clock-rates = <200000000>;

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;

	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE