Commit dfe3a98a authored by Krzysztof Kozlowski's avatar Krzysztof Kozlowski
Browse files

ARM: dts: exynos: Correct compatible for Exynos5 GIC 



Exynos5250 and Exynso54xx SoCs have ARM GIC 400.  Correct the
compatibles to match dtschema and fix the dtbs_check warnings like:

  arch/arm/boot/dts/exynos5420-peach-pit.dt.yaml: interrupt-controller@10481000:
    compatible: ['arm,gic-400', 'arm,cortex-a15-gic', 'arm,cortex-a9-gic']
    is not valid under any of the given schemas

Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200901075417.22481-2-krzk@kernel.org
parent cd972fe9

arch/arm/boot/dts/exynos5.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -86,7 +86,7 @@ 
		};



		gic: interrupt-controller@10481000 {

			compatible = "arm,gic-400", "arm,cortex-a15-gic", "arm,cortex-a9-gic";

			compatible = "arm,gic-400", "arm,cortex-a15-gic";

			#interrupt-cells = <3>;

			interrupt-controller;

			reg =	<0x10481000 0x1000>,

CRA Git | Maintained and supported by SUSTech CRA and CCSE