Commit dfd84d90 authored by Nirmoy Das's avatar Nirmoy Das Committed by Alex Deucher
Browse files

drm/amd/display: label internally used symbols as static 



Used sparse(make C=1) to find these loose ends.

Signed-off-by: default avatarNirmoy Das <nirmoy.das@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 38ed7b09

drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c

+5 −5
Original line number Diff line number Diff line
@@ -700,7 +700,7 @@ static void amdgpu_dm_audio_fini(struct amdgpu_device *adev) 
	adev->mode_info.audio.enabled = false;

}



void amdgpu_dm_audio_eld_notify(struct amdgpu_device *adev, int pin)

static  void amdgpu_dm_audio_eld_notify(struct amdgpu_device *adev, int pin)

{

	struct drm_audio_component *acomp = adev->dm.audio_component;
@@ -1586,7 +1586,7 @@ static void dm_gpureset_toggle_interrupts(struct amdgpu_device *adev, 


}



enum dc_status amdgpu_dm_commit_zero_streams(struct dc *dc)

static enum dc_status amdgpu_dm_commit_zero_streams(struct dc *dc)

{

	struct dc_state *context = NULL;

	enum dc_status res = DC_ERROR_UNEXPECTED;
@@ -2706,7 +2706,7 @@ static int dm_atomic_get_state(struct drm_atomic_state *state, 
	return 0;

}



struct dm_atomic_state *

static struct dm_atomic_state *

dm_atomic_get_new_state(struct drm_atomic_state *state)

{

	struct drm_device *dev = state->dev;
@@ -2724,7 +2724,7 @@ dm_atomic_get_new_state(struct drm_atomic_state *state) 
	return NULL;

}



struct dm_atomic_state *

static struct dm_atomic_state *

dm_atomic_get_old_state(struct drm_atomic_state *state)

{

	struct drm_device *dev = state->dev;
@@ -5564,7 +5564,7 @@ dm_drm_plane_duplicate_state(struct drm_plane *plane) 
	return &dm_plane_state->base;

}



void dm_drm_plane_destroy_state(struct drm_plane *plane,

static void dm_drm_plane_destroy_state(struct drm_plane *plane,

				struct drm_plane_state *state)

{

	struct dm_plane_state *dm_plane_state = to_dm_plane_state(state);

drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c

+13 −11
Original line number Diff line number Diff line
@@ -660,7 +660,7 @@ void pp_rv_set_hard_min_fclk_by_freq(struct pp_smu *pp, int mhz) 
	pp_funcs->set_hard_min_fclk_by_freq(pp_handle, mhz);

}



enum pp_smu_status pp_nv_set_wm_ranges(struct pp_smu *pp,

static enum pp_smu_status pp_nv_set_wm_ranges(struct pp_smu *pp,

		struct pp_smu_wm_range_sets *ranges)

{

	const struct dc_context *ctx = pp->dm;
@@ -728,7 +728,7 @@ enum pp_smu_status pp_nv_set_pme_wa_enable(struct pp_smu *pp) 
	return PP_SMU_RESULT_OK;

}



enum pp_smu_status pp_nv_set_display_count(struct pp_smu *pp, int count)

static enum pp_smu_status pp_nv_set_display_count(struct pp_smu *pp, int count)

{

	const struct dc_context *ctx = pp->dm;

	struct amdgpu_device *adev = ctx->driver_context;
@@ -744,7 +744,8 @@ enum pp_smu_status pp_nv_set_display_count(struct pp_smu *pp, int count) 
	return PP_SMU_RESULT_OK;

}



enum pp_smu_status pp_nv_set_min_deep_sleep_dcfclk(struct pp_smu *pp, int mhz)

static enum pp_smu_status

pp_nv_set_min_deep_sleep_dcfclk(struct pp_smu *pp, int mhz)

{

	const struct dc_context *ctx = pp->dm;

	struct amdgpu_device *adev = ctx->driver_context;
@@ -760,7 +761,7 @@ enum pp_smu_status pp_nv_set_min_deep_sleep_dcfclk(struct pp_smu *pp, int mhz) 
	return PP_SMU_RESULT_OK;

}



enum pp_smu_status pp_nv_set_hard_min_dcefclk_by_freq(

static enum pp_smu_status pp_nv_set_hard_min_dcefclk_by_freq(

		struct pp_smu *pp, int mhz)

{

	const struct dc_context *ctx = pp->dm;
@@ -783,7 +784,8 @@ enum pp_smu_status pp_nv_set_hard_min_dcefclk_by_freq( 
	return PP_SMU_RESULT_OK;

}



enum pp_smu_status pp_nv_set_hard_min_uclk_by_freq(struct pp_smu *pp, int mhz)

static enum pp_smu_status

pp_nv_set_hard_min_uclk_by_freq(struct pp_smu *pp, int mhz)

{

	const struct dc_context *ctx = pp->dm;

	struct amdgpu_device *adev = ctx->driver_context;
@@ -805,7 +807,7 @@ enum pp_smu_status pp_nv_set_hard_min_uclk_by_freq(struct pp_smu *pp, int mhz) 
	return PP_SMU_RESULT_OK;

}



enum pp_smu_status pp_nv_set_pstate_handshake_support(

static enum pp_smu_status pp_nv_set_pstate_handshake_support(

	struct pp_smu *pp, BOOLEAN pstate_handshake_supported)

{

	const struct dc_context *ctx = pp->dm;
@@ -818,7 +820,7 @@ enum pp_smu_status pp_nv_set_pstate_handshake_support( 
	return PP_SMU_RESULT_OK;

}



enum pp_smu_status pp_nv_set_voltage_by_freq(struct pp_smu *pp,

static enum pp_smu_status pp_nv_set_voltage_by_freq(struct pp_smu *pp,

		enum pp_smu_nv_clock_id clock_id, int mhz)

{

	const struct dc_context *ctx = pp->dm;
@@ -853,7 +855,7 @@ enum pp_smu_status pp_nv_set_voltage_by_freq(struct pp_smu *pp, 
	return PP_SMU_RESULT_OK;

}



enum pp_smu_status pp_nv_get_maximum_sustainable_clocks(

static enum pp_smu_status pp_nv_get_maximum_sustainable_clocks(

		struct pp_smu *pp, struct pp_smu_nv_clock_table *max_clocks)

{

	const struct dc_context *ctx = pp->dm;
@@ -872,7 +874,7 @@ enum pp_smu_status pp_nv_get_maximum_sustainable_clocks( 
	return PP_SMU_RESULT_FAIL;

}



enum pp_smu_status pp_nv_get_uclk_dpm_states(struct pp_smu *pp,

static enum pp_smu_status pp_nv_get_uclk_dpm_states(struct pp_smu *pp,

		unsigned int *clock_values_in_khz, unsigned int *num_states)

{

	const struct dc_context *ctx = pp->dm;
@@ -892,7 +894,7 @@ enum pp_smu_status pp_nv_get_uclk_dpm_states(struct pp_smu *pp, 
	return PP_SMU_RESULT_FAIL;

}



enum pp_smu_status pp_rn_get_dpm_clock_table(

static enum pp_smu_status pp_rn_get_dpm_clock_table(

		struct pp_smu *pp, struct dpm_clocks *clock_table)

{

	const struct dc_context *ctx = pp->dm;
@@ -911,7 +913,7 @@ enum pp_smu_status pp_rn_get_dpm_clock_table( 
	return PP_SMU_RESULT_FAIL;

}



enum pp_smu_status pp_rn_set_wm_ranges(struct pp_smu *pp,

static enum pp_smu_status pp_rn_set_wm_ranges(struct pp_smu *pp,

		struct pp_smu_wm_range_sets *ranges)

{

	const struct dc_context *ctx = pp->dm;

drivers/gpu/drm/amd/display/dc/dce/dce_panel_cntl.c

+5 −5
Original line number Diff line number Diff line
@@ -95,7 +95,7 @@ static unsigned int calculate_16_bit_backlight_from_pwm(struct dce_panel_cntl *d 
	return (uint32_t)(current_backlight);

}



uint32_t dce_panel_cntl_hw_init(struct panel_cntl *panel_cntl)

static uint32_t dce_panel_cntl_hw_init(struct panel_cntl *panel_cntl)

{

	struct dce_panel_cntl *dce_panel_cntl = TO_DCE_PANEL_CNTL(panel_cntl);

	uint32_t value;
@@ -155,7 +155,7 @@ uint32_t dce_panel_cntl_hw_init(struct panel_cntl *panel_cntl) 
	return current_backlight;

}



bool dce_is_panel_backlight_on(struct panel_cntl *panel_cntl)

static bool dce_is_panel_backlight_on(struct panel_cntl *panel_cntl)

{

	struct dce_panel_cntl *dce_panel_cntl = TO_DCE_PANEL_CNTL(panel_cntl);

	uint32_t value;
@@ -165,7 +165,7 @@ bool dce_is_panel_backlight_on(struct panel_cntl *panel_cntl) 
	return value;

}



bool dce_is_panel_powered_on(struct panel_cntl *panel_cntl)

static bool dce_is_panel_powered_on(struct panel_cntl *panel_cntl)

{

	struct dce_panel_cntl *dce_panel_cntl = TO_DCE_PANEL_CNTL(panel_cntl);

	uint32_t pwr_seq_state, dig_on, dig_on_ovrd;
@@ -177,7 +177,7 @@ bool dce_is_panel_powered_on(struct panel_cntl *panel_cntl) 
	return (pwr_seq_state == 1) || (dig_on == 1 && dig_on_ovrd == 1);

}



void dce_store_backlight_level(struct panel_cntl *panel_cntl)

static void dce_store_backlight_level(struct panel_cntl *panel_cntl)

{

	struct dce_panel_cntl *dce_panel_cntl = TO_DCE_PANEL_CNTL(panel_cntl);
@@ -192,7 +192,7 @@ void dce_store_backlight_level(struct panel_cntl *panel_cntl) 
		&panel_cntl->stored_backlight_registers.LVTMA_PWRSEQ_REF_DIV_BL_PWM_REF_DIV);

}



void dce_driver_set_backlight(struct panel_cntl *panel_cntl,

static void dce_driver_set_backlight(struct panel_cntl *panel_cntl,

		uint32_t backlight_pwm_u16_16)

{

	uint32_t backlight_16bit;

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_resource.c

+5 −5
Original line number Diff line number Diff line
@@ -157,7 +157,7 @@ struct _vcs_dpi_ip_params_st dcn2_0_ip = { 
	.number_of_cursors = 1,

};



struct _vcs_dpi_ip_params_st dcn2_0_nv14_ip = {

static struct _vcs_dpi_ip_params_st dcn2_0_nv14_ip = {

	.odm_capable = 1,

	.gpuvm_enable = 0,

	.hostvm_enable = 0,
@@ -226,7 +226,7 @@ struct _vcs_dpi_ip_params_st dcn2_0_nv14_ip = { 
	.number_of_cursors = 1,

};



struct _vcs_dpi_soc_bounding_box_st dcn2_0_soc = {

static struct _vcs_dpi_soc_bounding_box_st dcn2_0_soc = {

	/* Defaults that get patched on driver load from firmware. */

	.clock_limits = {

			{
@@ -338,7 +338,7 @@ struct _vcs_dpi_soc_bounding_box_st dcn2_0_soc = { 
	.use_urgent_burst_bw = 0

};



struct _vcs_dpi_soc_bounding_box_st dcn2_0_nv14_soc = {

static struct _vcs_dpi_soc_bounding_box_st dcn2_0_nv14_soc = {

	.clock_limits = {

			{

				.state = 0,
@@ -449,7 +449,7 @@ struct _vcs_dpi_soc_bounding_box_st dcn2_0_nv14_soc = { 
	.use_urgent_burst_bw = 0

};



struct _vcs_dpi_soc_bounding_box_st dcn2_0_nv12_soc = { 0 };

static struct _vcs_dpi_soc_bounding_box_st dcn2_0_nv12_soc = { 0 };



#ifndef mmDP0_DP_DPHY_INTERNAL_CTRL

	#define mmDP0_DP_DPHY_INTERNAL_CTRL		0x210f
@@ -1323,7 +1323,7 @@ static struct panel_cntl *dcn20_panel_cntl_create(const struct panel_cntl_init_d 
	return &panel_cntl->base;

}



struct clock_source *dcn20_clock_source_create(

static struct clock_source *dcn20_clock_source_create(

	struct dc_context *ctx,

	struct dc_bios *bios,

	enum clock_source_id id,

CRA Git | Maintained and supported by SUSTech CRA and CCSE