Commit df984b8b authored by Srinivas Kandagatla's avatar Srinivas Kandagatla Committed by Andy Gross
Browse files

arm64: dts: qcom: remove redundant spi cs pins from pinconf 



This patch removes redundant pins from spi pinconf as these are already
specified in pinconf_cs.

Signed-off-by: default avatarSrinivas Kandagatla <srinivas.kandagatla@linaro.org>
Signed-off-by: default avatarAndy Gross <andy.gross@linaro.org>
parent 09cbd8ed

arch/arm64/boot/dts/qcom/msm8916-pins.dtsi

+5 −5
Original line number Diff line number Diff line
@@ -110,7 +110,7 @@ 
			pins = "gpio6";

		};

		pinconf {

			pins = "gpio4", "gpio5", "gpio6", "gpio7";

			pins = "gpio4", "gpio5", "gpio7";

			drive-strength = <12>;

			bias-disable;

		};
@@ -144,7 +144,7 @@ 
			pins = "gpio10";

		};

		pinconf {

			pins = "gpio8", "gpio9", "gpio10", "gpio11";

			pins = "gpio8", "gpio9", "gpio11";

			drive-strength = <12>;

			bias-disable;

		};
@@ -178,7 +178,7 @@ 
			pins = "gpio14";

		};

		pinconf {

			pins = "gpio12", "gpio13", "gpio14", "gpio15";

			pins = "gpio12", "gpio13", "gpio15";

			drive-strength = <12>;

			bias-disable;

		};
@@ -212,7 +212,7 @@ 
			pins = "gpio18";

		};

		pinconf {

			pins = "gpio16", "gpio17", "gpio18", "gpio19";

			pins = "gpio16", "gpio17", "gpio19";

			drive-strength = <12>;

			bias-disable;

		};
@@ -246,7 +246,7 @@ 
			pins = "gpio22";

		};

		pinconf {

			pins = "gpio20", "gpio21", "gpio22", "gpio23";

			pins = "gpio20", "gpio21", "gpio23";

			drive-strength = <12>;

			bias-disable;

		};

CRA Git | Maintained and supported by SUSTech CRA and CCSE