Commit de541d60 authored by WANG Xuerui's avatar WANG Xuerui Committed by Thomas Bogendoerfer
Browse files

MIPS: Loongson64: fix typos in loongson_regs.h 



Fix some symbol names to align with Loongson's User Manual wording. Also
correct the comment in csr_readq() suggesting the wrong instruction in
use.

Fixes: 6a6f9b7d ("MIPS: Loongson: Add CFUCFG&CSR support")
Signed-off-by: default avatarWANG Xuerui <git@xen0n.name>
Cc: Huacai Chen <chenhc@lemote.com>
Cc: Jiaxun Yang <jiaxun.yang@flygoat.com>
Signed-off-by: default avatarThomas Bogendoerfer <tsbogend@alpha.franken.de>
parent d9a51fd5

arch/mips/include/asm/mach-loongson64/loongson_regs.h

+5 −5
Original line number Diff line number Diff line
@@ -77,12 +77,12 @@ static inline u32 read_cpucfg(u32 reg) 
#define LOONGSON_CFG2_LBT3	BIT(6)

#define LOONGSON_CFG2_LBTMMU	BIT(7)

#define LOONGSON_CFG2_LPMP	BIT(8)

#define LOONGSON_CFG2_LPMPREV	GENMASK(11, 9)

#define LOONGSON_CFG2_LPMREV	GENMASK(11, 9)

#define LOONGSON_CFG2_LAMO	BIT(12)

#define LOONGSON_CFG2_LPIXU	BIT(13)

#define LOONGSON_CFG2_LPIXUN	BIT(14)

#define LOONGSON_CFG2_LZVP	BIT(15)

#define LOONGSON_CFG2_LZVREV	GENMASK(18, 16)

#define LOONGSON_CFG2_LPIXNU	BIT(14)

#define LOONGSON_CFG2_LVZP	BIT(15)

#define LOONGSON_CFG2_LVZREV	GENMASK(18, 16)

#define LOONGSON_CFG2_LGFTP	BIT(19)

#define LOONGSON_CFG2_LGFTPREV	GENMASK(22, 20)

#define LOONGSON_CFG2_LLFTP	BIT(23)
@@ -139,7 +139,7 @@ static inline u64 csr_readq(u32 reg) 
{

	u64 __res;



	/* DWRCSR reg, val */

	/* DRDCSR reg, val */

	__asm__ __volatile__(

		"parse_r __res,%0\n\t"

		"parse_r reg,%1\n\t"

CRA Git | Maintained and supported by SUSTech CRA and CCSE