Commit ddd0dc91 authored by Manivannan Sadhasivam's avatar Manivannan Sadhasivam Committed by Wei Xu
Browse files

arm64: dts: hisilicon: hi3670: Add UFS controller support 



Add UFS controller support for HiSilicon HI3670 SoC.

Signed-off-by: default avatarManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Signed-off-by: default avatarWei Xu <xuwei5@hisilicon.com>
parent 6d09e003

arch/arm64/boot/dts/hisilicon/hi3670.dtsi

+18 −0
Original line number Diff line number Diff line
@@ -655,6 +655,24 @@ 
			clock-names = "apb_pclk";

		};



		/* UFS */

		ufs: ufs@ff3c0000 {

			compatible = "hisilicon,hi3670-ufs", "jedec,ufs-2.1";

			/* 0: HCI standard */

			/* 1: UFS SYS CTRL */

			reg = <0x0 0xff3c0000 0x0 0x1000>,

				<0x0 0xff3e0000 0x0 0x1000>;

			interrupt-parent = <&gic>;

			interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&crg_ctrl HI3670_CLK_GATE_UFSIO_REF>,

				<&crg_ctrl HI3670_CLK_GATE_UFS_SUBSYS>;

			clock-names = "ref_clk", "phy_clk";

			freq-table-hz = <0 0>, <0 0>;

			/* offset: 0x84; bit: 12 */

			resets = <&crg_rst 0x84 12>;

			reset-names = "rst";

		};



		/* SD */

		dwmmc1: dwmmc1@ff37f000 {

			compatible = "hisilicon,hi3670-dw-mshc",

CRA Git | Maintained and supported by SUSTech CRA and CCSE