Commit dd93587b authored by Peter De Schrijver's avatar Peter De Schrijver Committed by Stephen Warren
Browse files

clk: tegra: Add TEGRA_PLL_BYPASS flag 



Not all PLLs in Tegra114 have a bypass bit. Adapt the common code to only use
this bit when available.

Signed-off-by: default avatarPeter De Schrijver <pdeschrijver@nvidia.com>
Acked-by: default avatarMike Turquette <mturquette@linaro.org>
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent dba4072a

drivers/clk/tegra/clk-pll.c

+8 −4
Original line number Diff line number Diff line
@@ -171,6 +171,7 @@ static void _clk_pll_enable(struct clk_hw *hw) 
	clk_pll_enable_lock(pll);



	val = pll_readl_base(pll);

	if (pll->flags & TEGRA_PLL_BYPASS)

		val &= ~PLL_BASE_BYPASS;

	val |= PLL_BASE_ENABLE;

	pll_writel_base(val, pll);
@@ -188,7 +189,9 @@ static void _clk_pll_disable(struct clk_hw *hw) 
	u32 val;



	val = pll_readl_base(pll);

	val &= ~(PLL_BASE_BYPASS | PLL_BASE_ENABLE);

	if (pll->flags & TEGRA_PLL_BYPASS)

		val &= ~PLL_BASE_BYPASS;

	val &= ~PLL_BASE_ENABLE;

	pll_writel_base(val, pll);



	if (pll->flags & TEGRA_PLLM) {
@@ -459,7 +462,7 @@ static unsigned long clk_pll_recalc_rate(struct clk_hw *hw, 


	val = pll_readl_base(pll);



	if (val & PLL_BASE_BYPASS)

	if ((pll->flags & TEGRA_PLL_BYPASS) && (val & PLL_BASE_BYPASS))

		return parent_rate;



	if ((pll->flags & TEGRA_PLL_FIXED) && !(val & PLL_BASE_OVERRIDE)) {
@@ -671,6 +674,7 @@ struct clk *tegra_clk_register_pll(const char *name, const char *parent_name, 
	struct tegra_clk_pll *pll;

	struct clk *clk;



	pll_flags |= TEGRA_PLL_BYPASS;

	pll = _tegra_init_pll(clk_base, pmc, fixed_rate, pll_params, pll_flags,

			      freq_table, lock);

	if (IS_ERR(pll))
@@ -692,8 +696,8 @@ struct clk *tegra_clk_register_plle(const char *name, const char *parent_name, 
{

	struct tegra_clk_pll *pll;

	struct clk *clk;

	pll_flags |= TEGRA_PLL_LOCK_MISC;



	pll_flags |= TEGRA_PLL_LOCK_MISC | TEGRA_PLL_BYPASS;

	pll = _tegra_init_pll(clk_base, pmc, fixed_rate, pll_params, pll_flags,

			      freq_table, lock);

	if (IS_ERR(pll))

drivers/clk/tegra/clk.h

+2 −0
Original line number Diff line number Diff line
@@ -184,6 +184,7 @@ struct tegra_clk_pll_params { 
 * TEGRA_PLLE_CONFIGURE - Configure PLLE when enabling.

 * TEGRA_PLL_LOCK_MISC - Lock bit is in the misc register instead of the

 *     base register.

 * TEGRA_PLL_BYPASS - PLL has bypass bit

 */

struct tegra_clk_pll {

	struct clk_hw	hw;
@@ -213,6 +214,7 @@ struct tegra_clk_pll { 
#define TEGRA_PLL_FIXED BIT(6)

#define TEGRA_PLLE_CONFIGURE BIT(7)

#define TEGRA_PLL_LOCK_MISC BIT(8)

#define TEGRA_PLL_BYPASS BIT(9)



extern const struct clk_ops tegra_clk_pll_ops;

extern const struct clk_ops tegra_clk_plle_ops;

CRA Git | Maintained and supported by SUSTech CRA and CCSE