Commit dd6c1331 authored by Stephen Boyd's avatar Stephen Boyd
Browse files

Merge branch 'clk-fixes' into clk-next 

* clk-fixes:
  clk: Fix return value check in oxnas_stdclk_probe()
  clk: rockchip: release io resource when failing to init clk on rk3399
  clk: rockchip: fix cpuclk registration error handling
  clk: rockchip: Revert "clk: rockchip: reset init state before mmc card initialization"
  clk: rockchip: fix incorrect parent for rk3399's {c,g}pll_aclk_perihp_src
  clk: rockchip: mark rk3399 GIC clocks as critical
  clk: rockchip: initialize flags of clk_init_data in mmc-phase clock
parents 25f77a3a 08634770

drivers/clk/clk-oxnas.c

+2 −2
Original line number Diff line number Diff line
@@ -144,9 +144,9 @@ static int oxnas_stdclk_probe(struct platform_device *pdev) 
		return -ENOMEM;



	regmap = syscon_node_to_regmap(of_get_parent(np));

	if (!regmap) {

	if (IS_ERR(regmap)) {

		dev_err(&pdev->dev, "failed to have parent regmap\n");

		return -EINVAL;

		return PTR_ERR(regmap);

	}



	for (i = 0; i < ARRAY_SIZE(clk_oxnas_init); i++) {

drivers/clk/rockchip/clk-cpu.c

+2 −2
Original line number Diff line number Diff line
@@ -321,9 +321,9 @@ struct clk *rockchip_clk_register_cpuclk(const char *name, 
	}



	cclk = clk_register(NULL, &cpuclk->hw);

	if (IS_ERR(clk)) {

	if (IS_ERR(cclk)) {

		pr_err("%s: could not register cpuclk %s\n", __func__,	name);

		ret = PTR_ERR(clk);

		ret = PTR_ERR(cclk);

		goto free_rate_table;

	}

drivers/clk/rockchip/clk-mmc-phase.c

+1 −11
Original line number Diff line number Diff line
@@ -41,8 +41,6 @@ static unsigned long rockchip_mmc_recalc(struct clk_hw *hw, 
#define ROCKCHIP_MMC_DEGREE_MASK 0x3

#define ROCKCHIP_MMC_DELAYNUM_OFFSET 2

#define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)

#define ROCKCHIP_MMC_INIT_STATE_RESET 0x1

#define ROCKCHIP_MMC_INIT_STATE_SHIFT 1



#define PSECS_PER_SEC 1000000000000LL
@@ -154,6 +152,7 @@ struct clk *rockchip_clk_register_mmc(const char *name, 
		return ERR_PTR(-ENOMEM);



	init.name = name;

	init.flags = 0;

	init.num_parents = num_parents;

	init.parent_names = parent_names;

	init.ops = &rockchip_mmc_clk_ops;
@@ -162,15 +161,6 @@ struct clk *rockchip_clk_register_mmc(const char *name, 
	mmc_clock->reg = reg;

	mmc_clock->shift = shift;



	/*

	 * Assert init_state to soft reset the CLKGEN

	 * for mmc tuning phase and degree

	 */

	if (mmc_clock->shift == ROCKCHIP_MMC_INIT_STATE_SHIFT)

		writel(HIWORD_UPDATE(ROCKCHIP_MMC_INIT_STATE_RESET,

				     ROCKCHIP_MMC_INIT_STATE_RESET,

				     mmc_clock->shift), mmc_clock->reg);



	clk = clk_register(NULL, &mmc_clock->hw);

	if (IS_ERR(clk))

		kfree(mmc_clock);

drivers/clk/rockchip/clk-rk3399.c

+6 −2
Original line number Diff line number Diff line
@@ -832,9 +832,9 @@ static struct rockchip_clk_branch rk3399_clk_branches[] __initdata = { 
			RK3399_CLKGATE_CON(13), 1, GFLAGS),



	/* perihp */

	GATE(0, "cpll_aclk_perihp_src", "gpll", CLK_IGNORE_UNUSED,

	GATE(0, "cpll_aclk_perihp_src", "cpll", CLK_IGNORE_UNUSED,

			RK3399_CLKGATE_CON(5), 0, GFLAGS),

	GATE(0, "gpll_aclk_perihp_src", "cpll", CLK_IGNORE_UNUSED,

	GATE(0, "gpll_aclk_perihp_src", "gpll", CLK_IGNORE_UNUSED,

			RK3399_CLKGATE_CON(5), 1, GFLAGS),

	COMPOSITE(ACLK_PERIHP, "aclk_perihp", mux_aclk_perihp_p, CLK_IGNORE_UNUSED,

			RK3399_CLKSEL_CON(14), 7, 1, MFLAGS, 0, 5, DFLAGS,
@@ -1466,6 +1466,8 @@ static struct rockchip_clk_branch rk3399_clk_pmu_branches[] __initdata = { 


static const char *const rk3399_cru_critical_clocks[] __initconst = {

	"aclk_cci_pre",

	"aclk_gic",

	"aclk_gic_noc",

	"pclk_perilp0",

	"pclk_perilp0",

	"hclk_perilp0",
@@ -1508,6 +1510,7 @@ static void __init rk3399_clk_init(struct device_node *np) 
	ctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);

	if (IS_ERR(ctx)) {

		pr_err("%s: rockchip clk init failed\n", __func__);

		iounmap(reg_base);

		return;

	}
@@ -1553,6 +1556,7 @@ static void __init rk3399_pmu_clk_init(struct device_node *np) 
	ctx = rockchip_clk_init(np, reg_base, CLKPMU_NR_CLKS);

	if (IS_ERR(ctx)) {

		pr_err("%s: rockchip pmu clk init failed\n", __func__);

		iounmap(reg_base);

		return;

	}

CRA Git | Maintained and supported by SUSTech CRA and CCSE