Commit dc6276f5 authored by Neil Armstrong's avatar Neil Armstrong
Browse files

clk: g12a-aoclk: re-export CLKID_AO_SAR_ADC_SEL clock id 



When submitted v2 of the G12A AO-CLK IDs, the SAR_ADC_SEL ID was moved
to the internal non-exported bindings, but this clock is necessary and
mandatory for the SAR ADC bindings.

Export it back to the public bindings.

Fixes: be3d960b ("dt-bindings: clk: add G12A AO Clock and Reset Bindings")
Signed-off-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
Acked-by: default avatarJerome Brunet <jbrunet@baylibre.com>
Link: https://lkml.kernel.org/r/20190304105358.4987-1-narmstrong@baylibre.com
parent 58b5c8ac

drivers/clk/meson/g12a-aoclk.h

+0 −1
Original line number Diff line number Diff line
@@ -16,7 +16,6 @@ 
 * to expose, such as the internal muxes and dividers of composite clocks,

 * will remain defined here.

 */

#define CLKID_AO_SAR_ADC_SEL	16

#define CLKID_AO_SAR_ADC_DIV	17

#define CLKID_AO_CTS_OSCIN	19

#define CLKID_AO_32K_PRE	20

include/dt-bindings/clock/g12a-aoclkc.h

+1 −0
Original line number Diff line number Diff line
@@ -26,6 +26,7 @@ 
#define CLKID_AO_M4_FCLK	13

#define CLKID_AO_M4_HCLK	14

#define CLKID_AO_CLK81		15

#define CLKID_AO_SAR_ADC_SEL	16

#define CLKID_AO_SAR_ADC_CLK	18

#define CLKID_AO_32K		23

#define CLKID_AO_CEC		27

CRA Git | Maintained and supported by SUSTech CRA and CCSE