Commit dc0a3938 authored by Thierry Reding's avatar Thierry Reding
Browse files

pinctrl: Add NVIDIA Tegra XUSB pad controller support 



The XUSB pad controller found on NVIDIA Tegra SoCs provides several pads
that lanes can be assigned to in order to support a variety of interface
options: USB 2.0, USB 3.0, PCIe and SATA.

In addition to the pin controller used to assign lanes to pads two PHYs
are exposed to allow the bricks for PCIe and SATA to be powered up and
down by PCIe and SATA drivers.

Tested-by: default avatarMikko Perttunen <mperttunen@nvidia.com>
Acked-by: default avatarLinus Walleij <linus.walleij@linaro.org>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent be306dac

drivers/pinctrl/Kconfig

+6 −0
Original line number Diff line number Diff line
@@ -328,6 +328,12 @@ config PINCTRL_TEGRA124 
	bool

	select PINCTRL_TEGRA



config PINCTRL_TEGRA_XUSB

	def_bool y if ARCH_TEGRA

	select GENERIC_PHY

	select PINCONF

	select PINMUX



config PINCTRL_TZ1090

	bool "Toumaz Xenif TZ1090 pin control driver"

	depends on SOC_TZ1090

drivers/pinctrl/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -55,6 +55,7 @@ obj-$(CONFIG_PINCTRL_TEGRA20) += pinctrl-tegra20.o 
obj-$(CONFIG_PINCTRL_TEGRA30)	+= pinctrl-tegra30.o

obj-$(CONFIG_PINCTRL_TEGRA114)	+= pinctrl-tegra114.o

obj-$(CONFIG_PINCTRL_TEGRA124)	+= pinctrl-tegra124.o

obj-$(CONFIG_PINCTRL_TEGRA_XUSB)	+= pinctrl-tegra-xusb.o

obj-$(CONFIG_PINCTRL_TZ1090)	+= pinctrl-tz1090.o

obj-$(CONFIG_PINCTRL_TZ1090_PDC)	+= pinctrl-tz1090-pdc.o

obj-$(CONFIG_PINCTRL_U300)	+= pinctrl-u300.o

drivers/pinctrl/pinctrl-tegra-xusb.c

0 → 100644
+973 −0

File added.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE