Commit dbe4a393 authored by Florian Fainelli's avatar Florian Fainelli
Browse files

ARM: dts: HR2: Fix interrupt types for i2c and PCIe 



The i2c and PCIe controllers had an incorrect type which should have
been set to IRQ_TYPE_LEVEL_HIGH, fix that.

Fixes: b9099ec7 ("ARM: dts: Add Broadcom Hurricane 2 DTS include file")
Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent 403fde64

arch/arm/boot/dts/bcm-hr2.dtsi

+12 −12
Original line number Diff line number Diff line
@@ -264,7 +264,7 @@ 
			reg = <0x38000 0x50>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <GIC_SPI 95 IRQ_TYPE_NONE>;

			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;

			clock-frequency = <100000>;

		};
@@ -279,7 +279,7 @@ 
			reg = <0x3b000 0x50>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <GIC_SPI 96 IRQ_TYPE_NONE>;

			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;

			clock-frequency = <100000>;

		};

	};
@@ -300,7 +300,7 @@ 


		#interrupt-cells = <1>;

		interrupt-map-mask = <0 0 0 0>;

		interrupt-map = <0 0 0 0 &gic GIC_SPI 186 IRQ_TYPE_NONE>;

		interrupt-map = <0 0 0 0 &gic GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;



		linux,pci-domain = <0>;
@@ -322,10 +322,10 @@ 
			compatible = "brcm,iproc-msi";

			msi-controller;

			interrupt-parent = <&gic>;

			interrupts = <GIC_SPI 182 IRQ_TYPE_NONE>,

				     <GIC_SPI 183 IRQ_TYPE_NONE>,

				     <GIC_SPI 184 IRQ_TYPE_NONE>,

				     <GIC_SPI 185 IRQ_TYPE_NONE>;

			interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>;

			brcm,pcie-msi-inten;

		};

	};
@@ -336,7 +336,7 @@ 


		#interrupt-cells = <1>;

		interrupt-map-mask = <0 0 0 0>;

		interrupt-map = <0 0 0 0 &gic GIC_SPI 192 IRQ_TYPE_NONE>;

		interrupt-map = <0 0 0 0 &gic GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;



		linux,pci-domain = <1>;
@@ -358,10 +358,10 @@ 
			compatible = "brcm,iproc-msi";

			msi-controller;

			interrupt-parent = <&gic>;

			interrupts = <GIC_SPI 188 IRQ_TYPE_NONE>,

				     <GIC_SPI 189 IRQ_TYPE_NONE>,

				     <GIC_SPI 190 IRQ_TYPE_NONE>,

				     <GIC_SPI 191 IRQ_TYPE_NONE>;

			interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>;

			brcm,pcie-msi-inten;

		};

	};

CRA Git | Maintained and supported by SUSTech CRA and CCSE