Commit dbd2d6f9 authored by Tero Kristo's avatar Tero Kristo Committed by Tony Lindgren
Browse files

ARM: dts: dra7: convert IOMMUs to use ti-sysc 



Convert dra7 IOMMUs to use ti-sysc instead of legacy omap-hwmod based
implementation. Enable the IOMMUs also while doing this.

Signed-off-by: default avatarTero Kristo <t-kristo@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent eabb3f5a

arch/arm/boot/dts/dra7.dtsi

+108 −32
Original line number Diff line number Diff line
@@ -377,44 +377,120 @@ 
			ti,hwmods = "dmm";

		};



		mmu0_dsp1: mmu@40d01000 {

		target-module@40d01000 {

			compatible = "ti,sysc-omap2", "ti,sysc";

			reg = <0x40d01000 0x4>,

			      <0x40d01010 0x4>,

			      <0x40d01014 0x4>;

			reg-names = "rev", "sysc", "syss";

			ti,sysc-sidle = <SYSC_IDLE_FORCE>,

					<SYSC_IDLE_NO>,

					<SYSC_IDLE_SMART>;

			ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |

					 SYSC_OMAP2_SOFTRESET |

					 SYSC_OMAP2_AUTOIDLE)>;

			clocks = <&dsp1_clkctrl DRA7_DSP1_MMU0_DSP1_CLKCTRL 0>;

			clock-names = "fck";

			resets = <&prm_dsp1 1>;

			reset-names = "rstctrl";

			ranges = <0x0 0x40d01000 0x1000>;

			#size-cells = <1>;

			#address-cells = <1>;



			mmu0_dsp1: mmu@0 {

				compatible = "ti,dra7-dsp-iommu";

			reg = <0x40d01000 0x100>;

				reg = <0x0 0x100>;

				interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmu0_dsp1";

				#iommu-cells = <0>;

				ti,syscon-mmuconfig = <&dsp1_system 0x0>;

			status = "disabled";

			};

		};



		mmu1_dsp1: mmu@40d02000 {

		target-module@40d02000 {

			compatible = "ti,sysc-omap2", "ti,sysc";

			reg = <0x40d02000 0x4>,

			      <0x40d02010 0x4>,

			      <0x40d02014 0x4>;

			reg-names = "rev", "sysc", "syss";

			ti,sysc-sidle = <SYSC_IDLE_FORCE>,

					<SYSC_IDLE_NO>,

					<SYSC_IDLE_SMART>;

			ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |

					 SYSC_OMAP2_SOFTRESET |

					 SYSC_OMAP2_AUTOIDLE)>;

			clocks = <&dsp1_clkctrl DRA7_DSP1_MMU0_DSP1_CLKCTRL 0>;

			clock-names = "fck";

			resets = <&prm_dsp1 1>;

			reset-names = "rstctrl";

			ranges = <0x0 0x40d02000 0x1000>;

			#size-cells = <1>;

			#address-cells = <1>;



			mmu1_dsp1: mmu@0 {

				compatible = "ti,dra7-dsp-iommu";

			reg = <0x40d02000 0x100>;

				reg = <0x0 0x100>;

				interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmu1_dsp1";

				#iommu-cells = <0>;

				ti,syscon-mmuconfig = <&dsp1_system 0x1>;

			status = "disabled";

			};

		};



		mmu_ipu1: mmu@58882000 {

		target-module@58882000 {

			compatible = "ti,sysc-omap2", "ti,sysc";

			reg = <0x58882000 0x4>,

			      <0x58882010 0x4>,

			      <0x58882014 0x4>;

			reg-names = "rev", "sysc", "syss";

			ti,sysc-sidle = <SYSC_IDLE_FORCE>,

					<SYSC_IDLE_NO>,

					<SYSC_IDLE_SMART>;

			ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |

					 SYSC_OMAP2_SOFTRESET |

					 SYSC_OMAP2_AUTOIDLE)>;

			clocks = <&ipu1_clkctrl DRA7_IPU1_MMU_IPU1_CLKCTRL 0>;

			clock-names = "fck";

			resets = <&prm_ipu 2>;

			reset-names = "rstctrl";

			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0x0 0x58882000 0x100>;



			mmu_ipu1: mmu@0 {

				compatible = "ti,dra7-iommu";

			reg = <0x58882000 0x100>;

				reg = <0x0 0x100>;

				interrupts = <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmu_ipu1";

				#iommu-cells = <0>;

				ti,iommu-bus-err-back;

			status = "disabled";

			};

		};



		mmu_ipu2: mmu@55082000 {

		target-module@55082000 {

			compatible = "ti,sysc-omap2", "ti,sysc";

			reg = <0x55082000 0x4>,

			      <0x55082010 0x4>,

			      <0x55082014 0x4>;

			reg-names = "rev", "sysc", "syss";

			ti,sysc-sidle = <SYSC_IDLE_FORCE>,

					<SYSC_IDLE_NO>,

					<SYSC_IDLE_SMART>;

			ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |

					 SYSC_OMAP2_SOFTRESET |

					 SYSC_OMAP2_AUTOIDLE)>;

			clocks = <&ipu2_clkctrl DRA7_IPU2_MMU_IPU2_CLKCTRL 0>;

			clock-names = "fck";

			resets = <&prm_core 2>;

			reset-names = "rstctrl";

			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0x0 0x55082000 0x100>;



			mmu_ipu2: mmu@0 {

				compatible = "ti,dra7-iommu";

			reg = <0x55082000 0x100>;

				reg = <0x0 0x100>;

				interrupts = <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmu_ipu2";

				#iommu-cells = <0>;

				ti,iommu-bus-err-back;

			status = "disabled";

			};

		};



		abb_mpu: regulator-abb-mpu {

CRA Git | Maintained and supported by SUSTech CRA and CCSE