Unverified Commit dac89fd2 authored by Maxime Ripard's avatar Maxime Ripard
Browse files

ARM: dts: sun8i: a23/a33: Remove redundant MMC pinmux tuning 



Some boards override the MMC pin muxing settings in order to enable the
pull-ups and change the drive strength to a value higher than the default.

While this was needed in the earlier days, this is now the default setting
for those pins, and therefore we don't need those board-specific settings
anymore.

Signed-off-by: default avatarMaxime Ripard <maxime.ripard@bootlin.com>
Acked-by: default avatarChen-Yu Tsai <wens@csie.org>
parent 3af4c3ea

arch/arm/boot/dts/sun8i-a23-polaroid-mid2407pxe03.dts

+0 −4
Original line number Diff line number Diff line
@@ -85,10 +85,6 @@ 
	};

};



&mmc1_pins_a {

	bias-pull-up;

};



&r_pio {

	wifi_pwrseq_pin_mid2407: wifi_pwrseq_pin@0 {

		pins = "PL6";

arch/arm/boot/dts/sun8i-a23-polaroid-mid2809pxe04.dts

+0 −4
Original line number Diff line number Diff line
@@ -78,10 +78,6 @@ 
	};

};



&mmc1_pins_a {

	bias-pull-up;

};



&r_pio {

	wifi_pwrseq_pin_mid2809: wifi_pwrseq_pin@0 {

		pins = "PL6";

arch/arm/boot/dts/sun8i-a33-inet-d978-rev2.dts

+0 −4
Original line number Diff line number Diff line
@@ -70,10 +70,6 @@ 
	};

};



&mmc1_pins_a {

	bias-pull-up;

};



&mmc1 {

	pinctrl-names = "default";

	pinctrl-0 = <&mmc1_pins_a>;

arch/arm/boot/dts/sun8i-a33-sinlinx-sina33.dts

+0 −2
Original line number Diff line number Diff line
@@ -161,8 +161,6 @@ 
&mmc2_8bit_pins {

	/* Increase drive strength for DDR modes */

	drive-strength = <40>;

	/* eMMC is missing pull-ups */

	bias-pull-up;

};



&ohci0 {

arch/arm/boot/dts/sun8i-q8-common.dtsi

+0 −4
Original line number Diff line number Diff line
@@ -82,10 +82,6 @@ 
	};

};



&mmc1_pins_a {

	bias-pull-up;

};



&r_pio {

	wifi_pwrseq_pin_q8: wifi_pwrseq_pin@0 {

		pins = "PL6", "PL7", "PL11";

CRA Git | Maintained and supported by SUSTech CRA and CCSE