Commit d877a214 authored by Olof Johansson's avatar Olof Johansson
Browse files

Merge tag 'renesas-soc-fixes-for-v4.5' of... 

Merge tag 'renesas-soc-fixes-for-v4.5' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into fixes

Renesas ARM Based SoC Fixes for v4.5

* Avoid writing to .text

* tag 'renesas-soc-fixes-for-v4.5' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas

:
  ARM: shmobile: Remove shmobile_boot_arg
  ARM: shmobile: Move shmobile_smp_{mpidr, fn, arg}[] from .text to .bss
  ARM: shmobile: r8a7779: Remove remainings of removed SCU boot setup code
  ARM: shmobile: Move shmobile_scu_base from .text to .bss

Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parents 79318452 901c5ffa

arch/arm/mach-shmobile/common.h

+0 −1
Original line number Diff line number Diff line
@@ -4,7 +4,6 @@ 
extern void shmobile_init_delay(void);

extern void shmobile_boot_vector(void);

extern unsigned long shmobile_boot_fn;

extern unsigned long shmobile_boot_arg;

extern unsigned long shmobile_boot_size;

extern void shmobile_smp_boot(void);

extern void shmobile_smp_sleep(void);

arch/arm/mach-shmobile/headsmp-scu.S

+0 −6
Original line number Diff line number Diff line
@@ -38,9 +38,3 @@ ENTRY(shmobile_boot_scu) 


	b	secondary_startup

ENDPROC(shmobile_boot_scu)
 


	.text

	.align	2

	.globl	shmobile_scu_base

shmobile_scu_base:

	.space	4

arch/arm/mach-shmobile/headsmp.S

+16 −12
Original line number Diff line number Diff line
@@ -24,7 +24,6 @@ 
	.arm

	.align  12

ENTRY(shmobile_boot_vector)

	ldr     r0, 2f

	ldr     r1, 1f

	bx	r1
@@ -34,9 +33,6 @@ ENDPROC(shmobile_boot_vector) 
	.globl	shmobile_boot_fn

shmobile_boot_fn:

1:	.space	4

	.globl	shmobile_boot_arg

shmobile_boot_arg:

2:	.space	4

	.globl	shmobile_boot_size

shmobile_boot_size:

	.long	. - shmobile_boot_vector
@@ -46,13 +42,15 @@ shmobile_boot_size: 
 */



ENTRY(shmobile_smp_boot)

						@ r0 = MPIDR_HWID_BITMASK

	mrc	p15, 0, r1, c0, c0, 5		@ r1 = MPIDR

	and	r0, r1, r0			@ r0 = cpu_logical_map() value

	and	r0, r1, #0xffffff		@ MPIDR_HWID_BITMASK

						@ r0 = cpu_logical_map() value

	mov	r1, #0				@ r1 = CPU index

	adr	r5, 1f				@ array of per-cpu mpidr values

	adr	r6, 2f				@ array of per-cpu functions

	adr	r7, 3f				@ array of per-cpu arguments

	adr	r2, 1f

	ldmia	r2, {r5, r6, r7}

	add	r5, r5, r2			@ array of per-cpu mpidr values

	add	r6, r6, r2			@ array of per-cpu functions

	add	r7, r7, r2			@ array of per-cpu arguments



shmobile_smp_boot_find_mpidr:

	ldr	r8, [r5, r1, lsl #2]
@@ -80,12 +78,18 @@ ENTRY(shmobile_smp_sleep) 
	b	shmobile_smp_boot

ENDPROC(shmobile_smp_sleep)



	.align	2

1:	.long	shmobile_smp_mpidr - .

	.long	shmobile_smp_fn - 1b

	.long	shmobile_smp_arg - 1b



	.bss

	.globl	shmobile_smp_mpidr

shmobile_smp_mpidr:

1:	.space	NR_CPUS * 4

	.space	NR_CPUS * 4

	.globl	shmobile_smp_fn

shmobile_smp_fn:

2:	.space	NR_CPUS * 4

	.space	NR_CPUS * 4

	.globl	shmobile_smp_arg

shmobile_smp_arg:

3:	.space	NR_CPUS * 4
 
	.space	NR_CPUS * 4

arch/arm/mach-shmobile/platsmp-apmu.c

+0 −1
Original line number Diff line number Diff line
@@ -123,7 +123,6 @@ void __init shmobile_smp_apmu_prepare_cpus(unsigned int max_cpus, 
{

	/* install boot code shared by all CPUs */

	shmobile_boot_fn = virt_to_phys(shmobile_smp_boot);

	shmobile_boot_arg = MPIDR_HWID_BITMASK;



	/* perform per-cpu setup */

	apmu_parse_cfg(apmu_init_cpu, apmu_config, num);

arch/arm/mach-shmobile/platsmp-scu.c

+3 −1
Original line number Diff line number Diff line
@@ -17,6 +17,9 @@ 
#include <asm/smp_scu.h>

#include "common.h"





void __iomem *shmobile_scu_base;



static int shmobile_smp_scu_notifier_call(struct notifier_block *nfb,

					  unsigned long action, void *hcpu)

{
@@ -41,7 +44,6 @@ void __init shmobile_smp_scu_prepare_cpus(unsigned int max_cpus) 
{

	/* install boot code shared by all CPUs */

	shmobile_boot_fn = virt_to_phys(shmobile_smp_boot);

	shmobile_boot_arg = MPIDR_HWID_BITMASK;



	/* enable SCU and cache coherency on booting CPU */

	scu_enable(shmobile_scu_base);

CRA Git | Maintained and supported by SUSTech CRA and CCSE