Commit d7316ddc authored by Harry Wentland's avatar Harry Wentland Committed by Alex Deucher
Browse files

drm/amd/display: Add ASICREV_IS_PICASSO 



[WHY]
We only want to load DMCU FW on Picasso and Raven 2, not on Raven 1.

Signed-off-by: default avatarHarry Wentland <harry.wentland@amd.com>
Reviewed-by: default avatarNicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
parent 5bb23532

drivers/gpu/drm/amd/display/include/dal_asic_id.h

+4 −3
Original line number Diff line number Diff line
@@ -139,13 +139,14 @@ 
#define RAVEN1_F0 0xF0

#define RAVEN_UNKNOWN 0xFF



#if defined(CONFIG_DRM_AMD_DC_DCN1_01)

#define ASICREV_IS_RAVEN2(eChipRev) ((eChipRev >= RAVEN2_A0) && (eChipRev < 0xF0))

#endif /* DCN1_01 */

#define ASIC_REV_IS_RAVEN(eChipRev) ((eChipRev >= RAVEN_A0) && eChipRev < RAVEN_UNKNOWN)

#define RAVEN1_F0 0xF0

#define ASICREV_IS_RV1_F0(eChipRev) ((eChipRev >= RAVEN1_F0) && (eChipRev < RAVEN_UNKNOWN))



#if defined(CONFIG_DRM_AMD_DC_DCN1_01)

#define ASICREV_IS_PICASSO(eChipRev) ((eChipRev >= PICASSO_A0) && (eChipRev < RAVEN2_A0))

#define ASICREV_IS_RAVEN2(eChipRev) ((eChipRev >= RAVEN2_A0) && (eChipRev < 0xF0))

#endif /* DCN1_01 */



#define FAMILY_RV 142 /* DCN 1*/

CRA Git | Maintained and supported by SUSTech CRA and CCSE