Commit d5fc0e8d authored by Peter Ujfalusi's avatar Peter Ujfalusi Committed by Sekhar Nori
Browse files

ARM: davinci: Remove redundant/unused parameters for edma 



The following parameters are no longer needed by the edma driver since the
information can be obtained from the IP's CCCFG register:
n_channel, n_region, n_slot and n_tc.
Remove the initialization of n_cc as well since in this context it has no
meaning. We have separate edma_soc_info struct/eDMA3_CC instance so this
member does not make any sense (and the driver no longer uses it).

Signed-off-by: default avatarPeter Ujfalusi <peter.ujfalusi@ti.com>
Signed-off-by: default avatarSekhar Nori <nsekhar@ti.com>
parent 27f12c5b

arch/arm/mach-davinci/devices-da8xx.c

+0 −15
Original line number Diff line number Diff line
@@ -148,11 +148,6 @@ static s8 da850_queue_priority_mapping[][2] = { 
};



static struct edma_soc_info da830_edma_cc0_info = {

	.n_channel		= 32,

	.n_region		= 4,

	.n_slot			= 128,

	.n_tc			= 2,

	.n_cc			= 1,

	.queue_priority_mapping	= da8xx_queue_priority_mapping,

	.default_queue		= EVENTQ_1,

};
@@ -163,20 +158,10 @@ static struct edma_soc_info *da830_edma_info[EDMA_MAX_CC] = { 


static struct edma_soc_info da850_edma_cc_info[] = {

	{

		.n_channel		= 32,

		.n_region		= 4,

		.n_slot			= 128,

		.n_tc			= 2,

		.n_cc			= 1,

		.queue_priority_mapping	= da8xx_queue_priority_mapping,

		.default_queue		= EVENTQ_1,

	},

	{

		.n_channel		= 32,

		.n_region		= 4,

		.n_slot			= 128,

		.n_tc			= 1,

		.n_cc			= 1,

		.queue_priority_mapping	= da850_queue_priority_mapping,

		.default_queue		= EVENTQ_0,

	},

arch/arm/mach-davinci/dm355.c

+0 −5
Original line number Diff line number Diff line
@@ -577,11 +577,6 @@ queue_priority_mapping[][2] = { 
};



static struct edma_soc_info edma_cc0_info = {

	.n_channel		= 64,

	.n_region		= 4,

	.n_slot			= 128,

	.n_tc			= 2,

	.n_cc			= 1,

	.queue_priority_mapping	= queue_priority_mapping,

	.default_queue		= EVENTQ_1,

};

arch/arm/mach-davinci/dm365.c

+0 −5
Original line number Diff line number Diff line
@@ -863,11 +863,6 @@ dm365_queue_priority_mapping[][2] = { 
};



static struct edma_soc_info edma_cc0_info = {

	.n_channel		= 64,

	.n_region		= 4,

	.n_slot			= 256,

	.n_tc			= 4,

	.n_cc			= 1,

	.queue_priority_mapping	= dm365_queue_priority_mapping,

	.default_queue		= EVENTQ_3,

};

arch/arm/mach-davinci/dm644x.c

+0 −5
Original line number Diff line number Diff line
@@ -507,11 +507,6 @@ queue_priority_mapping[][2] = { 
};



static struct edma_soc_info edma_cc0_info = {

	.n_channel		= 64,

	.n_region		= 4,

	.n_slot			= 128,

	.n_tc			= 2,

	.n_cc			= 1,

	.queue_priority_mapping	= queue_priority_mapping,

	.default_queue		= EVENTQ_1,

};

arch/arm/mach-davinci/dm646x.c

+0 −5
Original line number Diff line number Diff line
@@ -543,11 +543,6 @@ dm646x_queue_priority_mapping[][2] = { 
};



static struct edma_soc_info edma_cc0_info = {

	.n_channel		= 64,

	.n_region		= 6,	/* 0-1, 4-7 */

	.n_slot			= 512,

	.n_tc			= 4,

	.n_cc			= 1,

	.queue_priority_mapping	= dm646x_queue_priority_mapping,

	.default_queue		= EVENTQ_1,

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE