Commit d5ecac0a authored by Dmitry Osipenko's avatar Dmitry Osipenko Committed by Krzysztof Kozlowski
Browse files

memory: tegra: Add missing latency allowness entry for Page Table Cache



Add missing PTC memory client latency allowness entry to the Tegra MC
drivers.

This prevents erroneous clearing of MC_INTSTATUS 0x0 register during
of the LA programming in tegra_mc_setup_latency_allowance() due to the
missing entry. Note that this patch doesn't fix any known problems.

Signed-off-by: default avatarDmitry Osipenko <digetx@gmail.com>
Link: https://lore.kernel.org/r/20201104164923.21238-32-digetx@gmail.com


Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
parent 162641a6
Loading
Loading
Loading
Loading
+6 −0
Original line number Diff line number Diff line
@@ -15,6 +15,12 @@ static const struct tegra_mc_client tegra114_mc_clients[] = {
		.id = 0x00,
		.name = "ptcr",
		.swgroup = TEGRA_SWGROUP_PTC,
		.la = {
			.reg = 0x34c,
			.shift = 0,
			.mask = 0xff,
			.def = 0x0,
		},
	}, {
		.id = 0x01,
		.name = "display0a",
+6 −0
Original line number Diff line number Diff line
@@ -15,6 +15,12 @@ static const struct tegra_mc_client tegra124_mc_clients[] = {
		.id = 0x00,
		.name = "ptcr",
		.swgroup = TEGRA_SWGROUP_PTC,
		.la = {
			.reg = 0x34c,
			.shift = 0,
			.mask = 0xff,
			.def = 0x0,
		},
	}, {
		.id = 0x01,
		.name = "display0a",
+6 −0
Original line number Diff line number Diff line
@@ -36,6 +36,12 @@ static const struct tegra_mc_client tegra30_mc_clients[] = {
		.id = 0x00,
		.name = "ptcr",
		.swgroup = TEGRA_SWGROUP_PTC,
		.la = {
			.reg = 0x34c,
			.shift = 0,
			.mask = 0xff,
			.def = 0x0,
		},
	}, {
		.id = 0x01,
		.name = "display0a",