Commit d5d7134f authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman
Browse files

arm64: dts: renesas: r8a77990: Sort i2c nodes within soc node 



Move the i2c nodes so that sub-nodes of the soc node are sorted by bus
address.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 00323335

arch/arm64/boot/dts/renesas/r8a77990.dtsi

+68 −68
Original line number Diff line number Diff line
@@ -240,6 +240,74 @@ 
			resets = <&cpg 906>;

		};



		pfc: pin-controller@e6060000 {

			compatible = "renesas,pfc-r8a77990";

			reg = <0 0xe6060000 0 0x508>;

		};



		i2c_dvfs: i2c@e60b0000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "renesas,iic-r8a77990";

			reg = <0 0xe60b0000 0 0x15>;

			interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 926>;

			power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

			resets = <&cpg 926>;

			dmas = <&dmac0 0x11>, <&dmac0 0x10>;

			dma-names = "tx", "rx";

			status = "disabled";

		};



		cpg: clock-controller@e6150000 {

			compatible = "renesas,r8a77990-cpg-mssr";

			reg = <0 0xe6150000 0 0x1000>;

			clocks = <&extal_clk>;

			clock-names = "extal";

			#clock-cells = <2>;

			#power-domain-cells = <0>;

			#reset-cells = <1>;

		};



		rst: reset-controller@e6160000 {

			compatible = "renesas,r8a77990-rst";

			reg = <0 0xe6160000 0 0x0200>;

		};



		sysc: system-controller@e6180000 {

			compatible = "renesas,r8a77990-sysc";

			reg = <0 0xe6180000 0 0x0400>;

			#power-domain-cells = <1>;

		};



		thermal: thermal@e6190000 {

			compatible = "renesas,thermal-r8a77990";

			reg = <0 0xe6190000 0 0x10>, <0 0xe6190100 0 0x38>;

			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 522>;

			power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

			resets = <&cpg 522>;

			#thermal-sensor-cells = <0>;

		};



		intc_ex: interrupt-controller@e61c0000 {

			compatible = "renesas,intc-ex-r8a77990", "renesas,irqc";

			#interrupt-cells = <2>;

			interrupt-controller;

			reg = <0 0xe61c0000 0 0x200>;

			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 407>;

			power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

			resets = <&cpg 407>;

		};



		i2c0: i2c@e6500000 {

			#address-cells = <1>;

			#size-cells = <0>;
@@ -369,74 +437,6 @@ 
			status = "disabled";

		};



		pfc: pin-controller@e6060000 {

			compatible = "renesas,pfc-r8a77990";

			reg = <0 0xe6060000 0 0x508>;

		};



		i2c_dvfs: i2c@e60b0000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "renesas,iic-r8a77990";

			reg = <0 0xe60b0000 0 0x15>;

			interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 926>;

			power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

			resets = <&cpg 926>;

			dmas = <&dmac0 0x11>, <&dmac0 0x10>;

			dma-names = "tx", "rx";

			status = "disabled";

		};



		cpg: clock-controller@e6150000 {

			compatible = "renesas,r8a77990-cpg-mssr";

			reg = <0 0xe6150000 0 0x1000>;

			clocks = <&extal_clk>;

			clock-names = "extal";

			#clock-cells = <2>;

			#power-domain-cells = <0>;

			#reset-cells = <1>;

		};



		rst: reset-controller@e6160000 {

			compatible = "renesas,r8a77990-rst";

			reg = <0 0xe6160000 0 0x0200>;

		};



		sysc: system-controller@e6180000 {

			compatible = "renesas,r8a77990-sysc";

			reg = <0 0xe6180000 0 0x0400>;

			#power-domain-cells = <1>;

		};



		thermal: thermal@e6190000 {

			compatible = "renesas,thermal-r8a77990";

			reg = <0 0xe6190000 0 0x10>, <0 0xe6190100 0 0x38>;

			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 522>;

			power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

			resets = <&cpg 522>;

			#thermal-sensor-cells = <0>;

		};



		intc_ex: interrupt-controller@e61c0000 {

			compatible = "renesas,intc-ex-r8a77990", "renesas,irqc";

			#interrupt-cells = <2>;

			interrupt-controller;

			reg = <0 0xe61c0000 0 0x200>;

			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH

				      GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 407>;

			power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;

			resets = <&cpg 407>;

		};



		hscif0: serial@e6540000 {

			compatible = "renesas,hscif-r8a77990",

				     "renesas,rcar-gen3-hscif",

CRA Git | Maintained and supported by SUSTech CRA and CCSE