Commit d56154c7 authored by Linus Torvalds's avatar Linus Torvalds
Browse files

Merge tag 'pwm/for-5.11-rc1' of... 

Merge tag 'pwm/for-5.11-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/thierry.reding/linux-pwm

Pull pwm updates from Thierry Reding:
 "This is a fairly big release cycle from the PWM framework's point of
  view.

  There's a large patcheset here which converts drivers to use the new
  devm_platform_ioremap_resource() helper and a bunch of minor fixes to
  existing drivers. Some of the existing drivers also add support for
  more hardware, such as Atmel SAMA 5D2 and Mediatek MT8183.

  Finally there's a couple of new drivers for Intel Keem Bay and LGM
  SoCs as well as the DesignWare PWM controller"

* tag 'pwm/for-5.11-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/thierry.reding/linux-pwm: (66 commits)
  pwm: sun4i: Remove erroneous else branch
  pwm: sl28cpld: Set driver data before registering the PWM chip
  pwm: Remove unused function pwmchip_add_inversed()
  pwm: imx27: Fix overflow for bigger periods
  pwm: bcm2835: Support apply function for atomic configuration
  pwm: keembay: Fix build failure with -Os
  pwm: core: Use octal permission
  pwm: lpss: Make compilable with COMPILE_TEST
  pwm: Fix dependencies on HAS_IOMEM
  pwm: Use -EINVAL for unsupported polarity
  pwm: sti: Remove unnecessary blank line
  pwm: sti: Avoid conditional gotos
  pwm: Add PWM fan controller driver for LGM SoC
  Add DT bindings YAML schema for PWM fan controller of LGM SoC
  pwm: Add DesignWare PWM Controller Driver
  dt-bindings: pwm: mtk-disp: add MT8167 SoC binding
  pwm: mediatek: Add MT8183 SoC support
  pwm: mediatek: Always use bus clock
  dt-bindings: pwm: pwm-mediatek: Add documentation for MT8183 SoC
  pwm: Add PWM driver for Intel Keem Bay
  ...
parents 1db98bcf 6eefb79d

Documentation/devicetree/bindings/pwm/atmel-tcb-pwm.txt

deleted100644 → 0
+0 −16
Original line number Diff line number Diff line 
Atmel TCB PWM controller



Required properties:

- compatible: should be "atmel,tcb-pwm"

- #pwm-cells: should be 3. See pwm.yaml in this directory for a description of

  the cells format. The only third cell flag supported by this binding is

  PWM_POLARITY_INVERTED.

- tc-block: The Timer Counter block to use as a PWM chip.



Example:



pwm {

	compatible = "atmel,tcb-pwm";

	#pwm-cells = <3>;

	tc-block = <1>;

};

Documentation/devicetree/bindings/pwm/intel,keembay-pwm.yaml

0 → 100644
+47 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

# Copyright (C) 2020 Intel Corporation

%YAML 1.2

---

$id: http://devicetree.org/schemas/pwm/intel,keembay-pwm.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: Intel Keem Bay PWM Device Tree Bindings



maintainers:

  - Vijayakannan Ayyathurai <vijayakannan.ayyathurai@intel.com>



allOf:

  - $ref: pwm.yaml#



properties:

  compatible:

    enum:

      - intel,keembay-pwm



  reg:

    maxItems: 1



  clocks:

    maxItems: 1



  "#pwm-cells":

    const: 2



required:

  - compatible

  - reg

  - clocks

  - '#pwm-cells'



additionalProperties: false



examples:

  - |

    #define KEEM_BAY_A53_GPIO



    pwm@203200a0 {

        compatible = "intel,keembay-pwm";

        reg = <0x203200a0 0xe8>;

        clocks = <&scmi_clk KEEM_BAY_A53_GPIO>;

        #pwm-cells = <2>;

    };

Documentation/devicetree/bindings/pwm/intel,lgm-pwm.yaml

0 → 100644
+44 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/pwm/intel,lgm-pwm.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: LGM SoC PWM fan controller



maintainers:

  - Rahul Tanwar <rtanwar@maxlinear.com>



properties:

  compatible:

    const: intel,lgm-pwm



  reg:

    maxItems: 1



  "#pwm-cells":

    const: 2



  clocks:

    maxItems: 1



  resets:

    maxItems: 1



required:

  - compatible

  - reg

  - clocks

  - resets



additionalProperties: false



examples:

  - |

    pwm: pwm@e0d00000 {

        compatible = "intel,lgm-pwm";

        reg = <0xe0d00000 0x30>;

        #pwm-cells = <2>;

        clocks = <&cgu0 126>;

        resets = <&rcu0 0x30 21>;

    };

Documentation/devicetree/bindings/pwm/pwm-mediatek.txt

+1 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ Required properties: 
   - "mediatek,mt7623-pwm": found on mt7623 SoC.

   - "mediatek,mt7628-pwm": found on mt7628 SoC.

   - "mediatek,mt7629-pwm": found on mt7629 SoC.

   - "mediatek,mt8183-pwm": found on mt8183 SoC.

   - "mediatek,mt8516-pwm": found on mt8516 SoC.

 - reg: physical base address and length of the controller's registers.

 - #pwm-cells: must be 2. See pwm.yaml in this directory for a description of

Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt

+1 −0
Original line number Diff line number Diff line
@@ -4,6 +4,7 @@ Required properties: 
 - compatible: should be "mediatek,<name>-disp-pwm":

   - "mediatek,mt2701-disp-pwm": found on mt2701 SoC.

   - "mediatek,mt6595-disp-pwm": found on mt6595 SoC.

   - "mediatek,mt8167-disp-pwm", "mediatek,mt8173-disp-pwm": found on mt8167 SoC.

   - "mediatek,mt8173-disp-pwm": found on mt8173 SoC.

 - reg: physical base address and length of the controller's registers.

 - #pwm-cells: must be 2. See pwm.yaml in this directory for a description of

CRA Git | Maintained and supported by SUSTech CRA and CCSE