Commit d4e745e3 authored by Yongqiang Sun's avatar Yongqiang Sun Committed by Alex Deucher
Browse files

drm/amd/display: set correct v_total_min and v_total_max for dce. 



Signed-off-by: default avatarYongqiang Sun <yongqiang.sun@amd.com>
Acked-by: default avatarHarry Wentland <Harry.Wentland@amd.com>
Reviewed-by: default avatarTony Cheng <Tony.Cheng@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 974db151

drivers/gpu/drm/amd/display/dc/dce110/dce110_timing_generator.c

+2 −2
Original line number Diff line number Diff line
@@ -393,12 +393,12 @@ void dce110_timing_generator_set_drr( 
		params->vertical_total_min > 0) {



		set_reg_field_value(v_total_max,

				params->vertical_total_max - 1,

				params->vertical_total_max,

				CRTC_V_TOTAL_MAX,

				CRTC_V_TOTAL_MAX);



		set_reg_field_value(v_total_min,

				params->vertical_total_min - 1,

				params->vertical_total_min,

				CRTC_V_TOTAL_MIN,

				CRTC_V_TOTAL_MIN);

drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c

+2 −2
Original line number Diff line number Diff line
@@ -540,10 +540,10 @@ void dce120_timing_generator_set_drr( 


		CRTC_REG_UPDATE(

				CRTC0_CRTC_V_TOTAL_MIN,

				CRTC_V_TOTAL_MIN, params->vertical_total_min - 1);

				CRTC_V_TOTAL_MIN, params->vertical_total_min);

		CRTC_REG_UPDATE(

				CRTC0_CRTC_V_TOTAL_MAX,

				CRTC_V_TOTAL_MAX, params->vertical_total_max - 1);

				CRTC_V_TOTAL_MAX, params->vertical_total_max);

		CRTC_REG_SET_N(CRTC0_CRTC_V_TOTAL_CONTROL, 6,

				FD(CRTC0_CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MIN_SEL), 1,

				FD(CRTC0_CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MAX_SEL), 1,

CRA Git | Maintained and supported by SUSTech CRA and CCSE