Commit d482cc61 authored by Andrew Lunn's avatar Andrew Lunn Committed by Shawn Guo
Browse files

ARM: dts: vf610-zii-cfu1: Add SFF interface to switch 



The switch has an SFF attached to port 5. Add the SFF device, the
pinmux for its GPIOs, and list the port in the switch configuration.

Signed-off-by: default avatarAndrew Lunn <andrew@lunn.ch>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent bfaa6036

arch/arm/boot/dts/vf610-zii-cfu1.dts

+27 −0
Original line number Diff line number Diff line
@@ -66,6 +66,15 @@ 
		 regulator-min-microvolt = <3300000>;

		 regulator-max-microvolt = <3300000>;

	};



	sff: sfp {

		compatible = "sff,sff";

		pinctrl-0 = <&pinctrl_optical>;

		pinctrl-names = "default";

		i2c-bus = <&i2c0>;

		los-gpio = <&gpio4 4 GPIO_ACTIVE_HIGH>;

		tx-disable-gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;

	};

};



&adc0 {
@@ -170,6 +179,14 @@ 
					label = "eth_cu_1000_3";

				};



				port@5 {

					reg = <5>;

					label = "eth_fc_1000_1";

					phy-mode = "1000base-x";

					managed = "in-band-status";

					sfp = <&sff>;

				};



				port@6 {

					reg = <6>;

					label = "cpu";
@@ -289,6 +306,16 @@ 
		>;

	};



	pinctrl_optical: optical-grp {

		fsl,pins = <

		/* SFF SD input */

		VF610_PAD_PTE27__GPIO_132	0x3061



		/* SFF Transmit disable output */

		VF610_PAD_PTE13__GPIO_118	0x3043

		>;

	};



	pinctrl_switch: switch-grp {

		fsl,pins = <

			VF610_PAD_PTB28__GPIO_98		0x3061

CRA Git | Maintained and supported by SUSTech CRA and CCSE