Commit d30b16a5 authored by Sandeep Maheswaram's avatar Sandeep Maheswaram Committed by Vinod Koul
Browse files

phy: qcom-qmp: Add QMP V3 USB3 PHY support for SC7180 



Adding QMP v3 USB3 PHY support for SC7180.
Adding only usb phy reset in the list to avoid
reset of DP block.

Signed-off-by: default avatarSandeep Maheswaram <sanm@codeaurora.org>
Reviewed-by: default avatarMatthias Kaehlcke <mka@chromium.org>
Reviewed-by: default avatarStephen Boyd <swboyd@chromium.org>
Link: https://lore.kernel.org/r/1589510358-3865-5-git-send-email-sanm@codeaurora.org


Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
parent 4ad7d7ee

drivers/phy/qualcomm/phy-qcom-qmp.c

+38 −0
Original line number Diff line number Diff line
@@ -1580,6 +1580,10 @@ static const char * const msm8996_usb3phy_reset_l[] = { 
	"phy", "common",

};



static const char * const sc7180_usb3phy_reset_l[] = {

	"phy",

};



static const char * const sdm845_pciephy_reset_l[] = {

	"phy",

};
@@ -1793,6 +1797,37 @@ static const struct qmp_phy_cfg qmp_v3_usb3phy_cfg = { 
	.is_dual_lane_phy	= true,

};



static const struct qmp_phy_cfg sc7180_usb3phy_cfg = {

	.type			= PHY_TYPE_USB3,

	.nlanes			= 1,



	.serdes_tbl		= qmp_v3_usb3_serdes_tbl,

	.serdes_tbl_num		= ARRAY_SIZE(qmp_v3_usb3_serdes_tbl),

	.tx_tbl			= qmp_v3_usb3_tx_tbl,

	.tx_tbl_num		= ARRAY_SIZE(qmp_v3_usb3_tx_tbl),

	.rx_tbl			= qmp_v3_usb3_rx_tbl,

	.rx_tbl_num		= ARRAY_SIZE(qmp_v3_usb3_rx_tbl),

	.pcs_tbl		= qmp_v3_usb3_pcs_tbl,

	.pcs_tbl_num		= ARRAY_SIZE(qmp_v3_usb3_pcs_tbl),

	.clk_list		= qmp_v3_phy_clk_l,

	.num_clks		= ARRAY_SIZE(qmp_v3_phy_clk_l),

	.reset_list		= sc7180_usb3phy_reset_l,

	.num_resets		= ARRAY_SIZE(sc7180_usb3phy_reset_l),

	.vreg_list		= qmp_phy_vreg_l,

	.num_vregs		= ARRAY_SIZE(qmp_phy_vreg_l),

	.regs			= qmp_v3_usb3phy_regs_layout,



	.start_ctrl		= SERDES_START | PCS_START,

	.pwrdn_ctrl		= SW_PWRDN,



	.has_pwrdn_delay	= true,

	.pwrdn_delay_min	= POWER_DOWN_DELAY_US_MIN,

	.pwrdn_delay_max	= POWER_DOWN_DELAY_US_MAX,



	.has_phy_dp_com_ctrl	= true,

	.is_dual_lane_phy	= true,

};



static const struct qmp_phy_cfg qmp_v3_usb3_uniphy_cfg = {

	.type			= PHY_TYPE_USB3,

	.nlanes			= 1,
@@ -2681,6 +2716,9 @@ static const struct of_device_id qcom_qmp_phy_of_match_table[] = { 
	}, {

		.compatible = "qcom,ipq8074-qmp-pcie-phy",

		.data = &ipq8074_pciephy_cfg,

	}, {

		.compatible = "qcom,sc7180-qmp-usb3-phy",

		.data = &sc7180_usb3phy_cfg,

	}, {

		.compatible = "qcom,sdm845-qhp-pcie-phy",

		.data = &sdm845_qhp_pciephy_cfg,

CRA Git | Maintained and supported by SUSTech CRA and CCSE