Commit d1f55d6b authored by Weihang Li's avatar Weihang Li Committed by David S. Miller
Browse files

net: hns3: enable 8~11th bit of mac common msi-x error 



These bits are enabled now and have been test.

Signed-off-by: default avatarWeihang Li <liweihang@hisilicon.com>
Signed-off-by: default avatarPeng Li <lipeng321@huawei.com>
Signed-off-by: default avatarHuazhong Tan <tanhuazhong@huawei.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 747fc3f3

drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.c

+6 −0
Original line number Diff line number Diff line
@@ -219,6 +219,12 @@ static const struct hclge_hw_error hclge_mac_afifo_tnl_int[] = { 
	{ .int_msk = BIT(5), .msg = "cge_igu_afifo_ecc_mbit_err" },

	{ .int_msk = BIT(6), .msg = "lge_igu_afifo_ecc_1bit_err" },

	{ .int_msk = BIT(7), .msg = "lge_igu_afifo_ecc_mbit_err" },

	{ .int_msk = BIT(8), .msg = "cge_igu_afifo_overflow_err" },

	{ .int_msk = BIT(9), .msg = "lge_igu_afifo_overflow_err" },

	{ .int_msk = BIT(10), .msg = "egu_cge_afifo_underrun_err" },

	{ .int_msk = BIT(11), .msg = "egu_lge_afifo_underrun_err" },

	{ .int_msk = BIT(12), .msg = "egu_ge_afifo_underrun_err" },

	{ .int_msk = BIT(13), .msg = "ge_igu_afifo_overflow_err" },

	{ /* sentinel */ }

};

drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_err.h

+2 −2
Original line number Diff line number Diff line
@@ -45,8 +45,8 @@ 
#define HCLGE_TM_QCN_MEM_ERR_INT_EN	0xFFFFFF

#define HCLGE_NCSI_ERR_INT_EN	0x3

#define HCLGE_NCSI_ERR_INT_TYPE	0x9

#define HCLGE_MAC_COMMON_ERR_INT_EN		GENMASK(7, 0)

#define HCLGE_MAC_COMMON_ERR_INT_EN_MASK	GENMASK(7, 0)

#define HCLGE_MAC_COMMON_ERR_INT_EN		0x107FF

#define HCLGE_MAC_COMMON_ERR_INT_EN_MASK	0x107FF

#define HCLGE_PPU_MPF_ABNORMAL_INT0_EN		GENMASK(31, 0)

#define HCLGE_PPU_MPF_ABNORMAL_INT0_EN_MASK	GENMASK(31, 0)

#define HCLGE_PPU_MPF_ABNORMAL_INT1_EN		GENMASK(31, 0)

CRA Git | Maintained and supported by SUSTech CRA and CCSE