Commit d0c7faba authored by Alexandre Belloni's avatar Alexandre Belloni
Browse files

ARM: at91/dt: at91sam9260: use slow clock where necessary 



The watchdog, the reset controller, the real-time timer, the shutdown
controller, the timer counters need the slow clock, add it where necessary.

Acked-by: default avatarBoris Brezillon <boris.brezillon@free-electrons.com>
Signed-off-by: default avatarAlexandre Belloni <alexandre.belloni@free-electrons.com>
parent 07e15f21

arch/arm/boot/dts/at91sam9260.dtsi

+7 −4
Original line number Diff line number Diff line
@@ -359,11 +359,13 @@ 
			rstc@fffffd00 {

				compatible = "atmel,at91sam9260-rstc";

				reg = <0xfffffd00 0x10>;

				clocks = <&clk32k>;

			};



			shdwc@fffffd10 {

				compatible = "atmel,at91sam9260-shdwc";

				reg = <0xfffffd10 0x10>;

				clocks = <&clk32k>;

			};



			pit: timer@fffffd30 {
@@ -379,8 +381,8 @@ 
				interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0

					      18 IRQ_TYPE_LEVEL_HIGH 0

					      19 IRQ_TYPE_LEVEL_HIGH 0>;

				clocks = <&tc0_clk>, <&tc1_clk>, <&tc2_clk>;

				clock-names = "t0_clk", "t1_clk", "t2_clk";

				clocks = <&tc0_clk>, <&tc1_clk>, <&tc2_clk>, <&clk32k>;

				clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";

			};



			tcb1: timer@fffdc000 {
@@ -389,8 +391,8 @@ 
				interrupts = <26 IRQ_TYPE_LEVEL_HIGH 0

					      27 IRQ_TYPE_LEVEL_HIGH 0

					      28 IRQ_TYPE_LEVEL_HIGH 0>;

				clocks = <&tc3_clk>, <&tc4_clk>, <&tc5_clk>;

				clock-names = "t0_clk", "t1_clk", "t2_clk";

				clocks = <&tc3_clk>, <&tc4_clk>, <&tc5_clk>, <&clk32k>;

				clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";

			};



			pinctrl@fffff400 {
@@ -973,6 +975,7 @@ 
				compatible = "atmel,at91sam9260-wdt";

				reg = <0xfffffd40 0x10>;

				interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

				clocks = <&clk32k>;

				atmel,watchdog-type = "hardware";

				atmel,reset-type = "all";

				atmel,dbg-halt;

CRA Git | Maintained and supported by SUSTech CRA and CCSE