Commit d031ee53 authored by Manivannan Sadhasivam's avatar Manivannan Sadhasivam Committed by Dinh Nguyen
Browse files

ARM: dts: Add support for 96Boards Chameleon96 board 

Add devicetree support for 96Boards Chameleon96 board from Novtech, Inc.
based on Altera CycloneV SoC FPGA. This board is one of the Consumer
Edition boards of the 96Boards family and has the following key features:

* SoC - Intel Cyclone V SoC FPGA
* GPU - Graphics based on Intel Video Suite for FPGA
* RAM - 512MB DDR3L
* USB - 2x USB2.0 Host, 1x USB2.0 OTG
* Wireless - Wifi, BT

More information about this board can be found in 96Boards product
page: https://www.96boards.org/product/chameleon96/



Signed-off-by: default avatarManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent 5885ca00

arch/arm/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -919,6 +919,7 @@ dtb-$(CONFIG_ARCH_SOCFPGA) += \ 
	socfpga_arria10_socdk_nand.dtb \

	socfpga_arria10_socdk_qspi.dtb \

	socfpga_arria10_socdk_sdmmc.dtb \

	socfpga_cyclone5_chameleon96.dtb \

	socfpga_cyclone5_mcvevk.dtb \

	socfpga_cyclone5_socdk.dtb \

	socfpga_cyclone5_de0_nano_soc.dtb \

arch/arm/boot/dts/socfpga_cyclone5_chameleon96.dts

0 → 100644
+130 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: (GPL-2.0 OR MIT)

/*

 * Device Tree file for the Chameleon96

 *

 * Copyright (c) 2018 Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>

 */



#include <dt-bindings/gpio/gpio.h>



#include "socfpga_cyclone5.dtsi"



/ {

	model = "Novetech Chameleon96";

	compatible = "novtech,chameleon96", "altr,socfpga-cyclone5", "altr,socfpga";



	chosen {

		bootargs = "earlyprintk";

		stdout-path = "serial0:115200n8";

	};



	memory@0 {

		name = "memory";

		device_type = "memory";

		reg = <0x0 0x20000000>; /* 512MB */

	};



	regulator_3_3v: 3-3-v-regulator {

		compatible = "regulator-fixed";

		regulator-name = "3.3V";

		regulator-min-microvolt = <3300000>;

		regulator-max-microvolt = <3300000>;

	};



	leds {

		compatible = "gpio-leds";



		user_led1 {

			label = "green:user1";

			gpios = <&porta 14 GPIO_ACTIVE_LOW>;

			linux,default-trigger = "heartbeat";

		};



		user_led2 {

			label = "green:user2";

			gpios = <&porta 22 GPIO_ACTIVE_LOW>;

			linux,default-trigger = "mmc0";

		};



		user_led3 {

			label = "green:user3";

			gpios = <&porta 25 GPIO_ACTIVE_LOW>;

			linux,default-trigger = "none";

		};



		user_led4 {

			label = "green:user4";

			gpios = <&portb 3 GPIO_ACTIVE_LOW>;

			panic-indicator;

			linux,default-trigger = "none";

		};

	};

};



&gpio0 {

	status = "okay";

};



&gpio1 {

	status = "okay";

};



&i2c0 {

	/* On Low speed expansion */

	label = "LS-I2C0";

	status = "okay";

};



&i2c1 {

	/* On Low speed expansion */

	label = "LS-I2C1";

	status = "okay";

};



&i2c2 {

	status = "okay";

};



&i2c3 {

	/* On High speed expansion */

	label = "HS-I2C2";

	status = "okay";

};



&mmc0 {

	vmmc-supply = <&regulator_3_3v>;

	vqmmc-supply = <&regulator_3_3v>;

	status = "okay";

};



&spi0 {

	/* On High speed expansion */

	label = "HS-SPI1";

	status = "okay";

};



&spi1 {

	/* On Low speed expansion */

	label = "LS-SPI0";

	status = "okay";

};



&uart0 {

	/* On Low speed expansion */

	label = "LS-UART1";

	status = "okay";

};



&uart1 {

	/* On Low speed expansion */

	label = "LS-UART0";

	status = "okay";

};



&usbphy0 {

	status = "okay";

};



&usb1 {

	status = "okay";

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE