Commit cf31bc71 authored by Ramesh Shanmugasundaram's avatar Ramesh Shanmugasundaram Committed by Geert Uytterhoeven
Browse files

clk: renesas: r8a7796: Add DRIF clock 



This patch adds DRIF module clocks for r8a7796 SoC.

Signed-off-by: default avatarRamesh Shanmugasundaram <ramesh.shanmugasundaram@bp.renesas.com>
Acked-by: default avatarStephen Boyd <sboyd@codeaurora.org>
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent bc4725d9

drivers/clk/renesas/r8a7796-cpg-mssr.c

+8 −0
Original line number Diff line number Diff line
@@ -128,6 +128,14 @@ static const struct mssr_mod_clk r8a7796_mod_clks[] __initconst = { 
	DEF_MOD("sdif0",		 314,	R8A7796_CLK_SD0),

	DEF_MOD("rwdt0",		 402,	R8A7796_CLK_R),

	DEF_MOD("intc-ap",		 408,	R8A7796_CLK_S3D1),

	DEF_MOD("drif7",		 508,	R8A7796_CLK_S3D2),

	DEF_MOD("drif6",		 509,	R8A7796_CLK_S3D2),

	DEF_MOD("drif5",		 510,	R8A7796_CLK_S3D2),

	DEF_MOD("drif4",		 511,	R8A7796_CLK_S3D2),

	DEF_MOD("drif3",		 512,	R8A7796_CLK_S3D2),

	DEF_MOD("drif2",		 513,	R8A7796_CLK_S3D2),

	DEF_MOD("drif1",		 514,	R8A7796_CLK_S3D2),

	DEF_MOD("drif0",		 515,	R8A7796_CLK_S3D2),

	DEF_MOD("hscif4",		 516,	R8A7796_CLK_S3D1),

	DEF_MOD("hscif3",		 517,	R8A7796_CLK_S3D1),

	DEF_MOD("hscif2",		 518,	R8A7796_CLK_S3D1),

CRA Git | Maintained and supported by SUSTech CRA and CCSE