Commit ce991981 authored by Yannick Guerrini's avatar Yannick Guerrini Committed by Takashi Iwai
Browse files

ALSA: firewire: Fix trivial typos in comments 



Change 'propper' to 'proper'
Change 'paramters' to 'parameters'
Change 'SYT_INTEVAL' to 'SYT_INTERVAL'
Change 'aligh'/'alighed' to 'align'/'aligned'

Signed-off-by: default avatarYannick Guerrini <yguerrini@tomshardware.fr>
Signed-off-by: default avatarTakashi Iwai <tiwai@suse.de>
parent 4aa01c40

sound/firewire/amdtp.c

+4 −4
Original line number Diff line number Diff line
@@ -166,10 +166,10 @@ int amdtp_stream_add_pcm_hw_constraints(struct amdtp_stream *s, 
	 * One AMDTP packet can include some frames. In blocking mode, the

	 * number equals to SYT_INTERVAL. So the number is 8, 16 or 32,

	 * depending on its sampling rate. For accurate period interrupt, it's

	 * preferrable to aligh period/buffer sizes to current SYT_INTERVAL.

	 * preferrable to align period/buffer sizes to current SYT_INTERVAL.

	 *

	 * TODO: These constraints can be improved with propper rules.

	 * Currently apply LCM of SYT_INTEVALs.

	 * TODO: These constraints can be improved with proper rules.

	 * Currently apply LCM of SYT_INTERVALs.

	 */

	err = snd_pcm_hw_constraint_step(runtime, 0,

					 SNDRV_PCM_HW_PARAM_PERIOD_SIZE, 32);
@@ -270,7 +270,7 @@ static void amdtp_read_s32(struct amdtp_stream *s, 
 * @s: the AMDTP stream to configure

 * @format: the format of the ALSA PCM device

 *

 * The sample format must be set after the other paramters (rate/PCM channels/

 * The sample format must be set after the other parameters (rate/PCM channels/

 * MIDI) and before the stream is started, and must not be changed while the

 * stream is running.

 */

sound/firewire/fireworks/fireworks_transaction.c

+1 −1
Original line number Diff line number Diff line
@@ -13,7 +13,7 @@ 
 *

 * Transaction substance:

 *  At first, 6 data exist. Following to the data, parameters for each command

 *  exist. All of the parameters are 32 bit alighed to big endian.

 *  exist. All of the parameters are 32 bit aligned to big endian.

 *   data[0]:	Length of transaction substance

 *   data[1]:	Transaction version

 *   data[2]:	Sequence number. This is incremented by the device

CRA Git | Maintained and supported by SUSTech CRA and CCSE