Commit cdc749e2 authored by Takeshi Kihara's avatar Takeshi Kihara Committed by Geert Uytterhoeven
Browse files

clk: renesas: r8a77965: Add MSIOF controller clocks 



This patch adds MSIOF{0,1,2,3} clocks to the R8A77965 SoC.

Signed-off-by: default avatarTakeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 60cc43fc

drivers/clk/renesas/r8a77965-cpg-mssr.c

+4 −0
Original line number Diff line number Diff line
@@ -116,6 +116,10 @@ static const struct mssr_mod_clk r8a77965_mod_clks[] __initconst = { 
	DEF_MOD("scif3",		204,	R8A77965_CLK_S3D4),

	DEF_MOD("scif1",		206,	R8A77965_CLK_S3D4),

	DEF_MOD("scif0",		207,	R8A77965_CLK_S3D4),

	DEF_MOD("msiof3",		208,	R8A77965_CLK_MSO),

	DEF_MOD("msiof2",		209,	R8A77965_CLK_MSO),

	DEF_MOD("msiof1",		210,	R8A77965_CLK_MSO),

	DEF_MOD("msiof0",		211,	R8A77965_CLK_MSO),

	DEF_MOD("sys-dmac2",		217,	R8A77965_CLK_S0D3),

	DEF_MOD("sys-dmac1",		218,	R8A77965_CLK_S0D3),

	DEF_MOD("sys-dmac0",		219,	R8A77965_CLK_S0D3),

CRA Git | Maintained and supported by SUSTech CRA and CCSE