Commit cd88f167 authored by Sowjanya Komatineni's avatar Sowjanya Komatineni Committed by Thierry Reding
Browse files

dt-bindings: soc: tegra-pmc: Add ID for Tegra PMC 32 kHz blink clock 



Tegra PMC has blink functionality that allows 32 kHz clock out to
blink pin of the Tegra.

This patch adds id for this blink clock to use for enabling or
disabling blink output through device tree.

Tested-by: default avatarDmitry Osipenko <digetx@gmail.com>
Reviewed-by: default avatarDmitry Osipenko <digetx@gmail.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarSowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent f85fa319

Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-pmc.yaml

+2 −0
Original line number Diff line number Diff line
@@ -44,6 +44,8 @@ properties: 
    const: 1

    description:

      Tegra PMC has clk_out_1, clk_out_2, and clk_out_3.

      PMC also has blink control which allows 32Khz clock output to

      Tegra blink pad.

      Consumer of PMC clock should specify the desired clock by having

      the clock ID in its "clocks" phandle cell with pmc clock provider.

      See include/dt-bindings/soc/tegra-pmc.h for the list of Tegra PMC

include/dt-bindings/soc/tegra-pmc.h

+2 −1
Original line number Diff line number Diff line
@@ -9,7 +9,8 @@ 
#define TEGRA_PMC_CLK_OUT_1		0

#define TEGRA_PMC_CLK_OUT_2		1

#define TEGRA_PMC_CLK_OUT_3		2

#define TEGRA_PMC_CLK_BLINK		3



#define TEGRA_PMC_CLK_MAX		3

#define TEGRA_PMC_CLK_MAX		4



#endif	/* _DT_BINDINGS_SOC_TEGRA_PMC_H */

CRA Git | Maintained and supported by SUSTech CRA and CCSE