Commit cc4fcf11 authored by Laurent Pinchart's avatar Laurent Pinchart Committed by Mauro Carvalho Chehab
Browse files

media: dt-bindings: media: renesas,vsp1: Add power-domains and resets 



The power-domains and resets properties are used in all DT sources in
the kernel but are absent from the bindings. Document them and make them
mandatory.

Signed-off-by: default avatarLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: default avatarNiklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Acked-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab+huawei@kernel.org>
parent 6a72c8d3

Documentation/devicetree/bindings/media/renesas,vsp1.yaml

+14 −0
Original line number Diff line number Diff line
@@ -29,6 +29,12 @@ properties: 
  clocks:

    maxItems: 1



  power-domains:

    maxItems: 1



  resets:

    maxItems: 1



  renesas,fcp:

    $ref: /schemas/types.yaml#/definitions/phandle

    description:
@@ -39,6 +45,8 @@ required: 
  - reg

  - interrupts

  - clocks

  - power-domains

  - resets



additionalProperties: false
@@ -59,24 +67,30 @@ examples: 
  - |

    #include <dt-bindings/clock/renesas-cpg-mssr.h>

    #include <dt-bindings/interrupt-controller/arm-gic.h>

    #include <dt-bindings/power/r8a7790-sysc.h>



    vsp@fe928000 {

        compatible = "renesas,vsp1";

        reg = <0xfe928000 0x8000>;

        interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;

        clocks = <&cpg CPG_MOD 131>;

        power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;

        resets = <&cpg 131>;

    };



  # R8A77951 (R-Car H3) VSP2-BC

  - |

    #include <dt-bindings/clock/renesas-cpg-mssr.h>

    #include <dt-bindings/interrupt-controller/arm-gic.h>

    #include <dt-bindings/power/r8a7795-sysc.h>



    vsp@fe920000 {

        compatible = "renesas,vsp2";

        reg = <0xfe920000 0x8000>;

        interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>;

        clocks = <&cpg CPG_MOD 624>;

        power-domains = <&sysc R8A7795_PD_A3VP>;

        resets = <&cpg 624>;



        renesas,fcp = <&fcpvb1>;

    };

CRA Git | Maintained and supported by SUSTech CRA and CCSE