Commit cb929b8f authored by Fritz Koenig's avatar Fritz Koenig Committed by Rob Clark
Browse files

drm/msm/dpu: Add UBWC support for RGB8888 formats 



Hardware only natively supports BGR8888 UBWC.
UBWC support for RGB8888 can be had by pretending
that the buffer is BGR.

Signed-off-by: default avatarFritz Koenig <frkoenig@google.com>
Reviewed-by: default avatarRob Clark <robdclark@gmail.com>
Acked-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: default avatarRob Clark <robdclark@chromium.org>
parent abda0d92

drivers/gpu/drm/msm/disp/dpu1/dpu_formats.c

+18 −0
Original line number Diff line number Diff line
@@ -489,12 +489,28 @@ static const struct dpu_format dpu_format_map_ubwc[] = { 
		true, 4, DPU_FORMAT_FLAG_COMPRESSED,

		DPU_FETCH_UBWC, 2, DPU_TILE_HEIGHT_UBWC),



	/* ARGB8888 and ABGR8888 purposely have the same color

	 * ordering.  The hardware only supports ABGR8888 UBWC

	 * natively.

	 */

	INTERLEAVED_RGB_FMT_TILED(ARGB8888,

		COLOR_8BIT, COLOR_8BIT, COLOR_8BIT, COLOR_8BIT,

		C2_R_Cr, C0_G_Y, C1_B_Cb, C3_ALPHA, 4,

		true, 4, DPU_FORMAT_FLAG_COMPRESSED,

		DPU_FETCH_UBWC, 2, DPU_TILE_HEIGHT_UBWC),



	INTERLEAVED_RGB_FMT_TILED(XBGR8888,

		COLOR_8BIT, COLOR_8BIT, COLOR_8BIT, COLOR_8BIT,

		C2_R_Cr, C0_G_Y, C1_B_Cb, C3_ALPHA, 4,

		false, 4, DPU_FORMAT_FLAG_COMPRESSED,

		DPU_FETCH_UBWC, 2, DPU_TILE_HEIGHT_UBWC),



	INTERLEAVED_RGB_FMT_TILED(XRGB8888,

		COLOR_8BIT, COLOR_8BIT, COLOR_8BIT, COLOR_8BIT,

		C2_R_Cr, C0_G_Y, C1_B_Cb, C3_ALPHA, 4,

		false, 4, DPU_FORMAT_FLAG_COMPRESSED,

		DPU_FETCH_UBWC, 2, DPU_TILE_HEIGHT_UBWC),



	INTERLEAVED_RGB_FMT_TILED(ABGR2101010,

		COLOR_8BIT, COLOR_8BIT, COLOR_8BIT, COLOR_8BIT,

		C2_R_Cr, C0_G_Y, C1_B_Cb, C3_ALPHA, 4,
@@ -550,7 +566,9 @@ static int _dpu_format_get_media_color_ubwc(const struct dpu_format *fmt) 
{

	static const struct dpu_media_color_map dpu_media_ubwc_map[] = {

		{DRM_FORMAT_ABGR8888, COLOR_FMT_RGBA8888_UBWC},

		{DRM_FORMAT_ARGB8888, COLOR_FMT_RGBA8888_UBWC},

		{DRM_FORMAT_XBGR8888, COLOR_FMT_RGBA8888_UBWC},

		{DRM_FORMAT_XRGB8888, COLOR_FMT_RGBA8888_UBWC},

		{DRM_FORMAT_ABGR2101010, COLOR_FMT_RGBA1010102_UBWC},

		{DRM_FORMAT_XBGR2101010, COLOR_FMT_RGBA1010102_UBWC},

		{DRM_FORMAT_BGR565, COLOR_FMT_RGB565_UBWC},

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog_format.h

+2 −0
Original line number Diff line number Diff line
@@ -6,7 +6,9 @@ 


static const uint32_t qcom_compressed_supported_formats[] = {

	DRM_FORMAT_ABGR8888,

	DRM_FORMAT_ARGB8888,

	DRM_FORMAT_XBGR8888,

	DRM_FORMAT_XRGB8888,

	DRM_FORMAT_BGR565,

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE