Commit cafec5a7 authored by Krzysztof Kozlowski's avatar Krzysztof Kozlowski
Browse files

pinctrl: samsung: Define suspend and resume callbacks for all banks and SoCs 



Suspend and resume callbacks in Exynos/S5Pv210 pin controller drivers,
save and restore state of registers.  This operations should be done for
all banks which have external interrupts (as denoted by using
EXYNOS_PIN_BANK_EINTG/EINTW macros).

Add all banks of Exynos5260 and Exynos5420.  This is necessary step for
supporting suspend to RAM on these SoCs.

Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
Cc: Tomasz Figa <tomasz.figa@gmail.com>
Cc: Sylwester Nawrocki <snawrocki@kernel.org>
Acked-by: default avatarTomasz Figa <tomasz.figa@gmail.com>
Tested-by: default avatarMarek Szyprowski <m.szyprowski@samsung.com>
parent ce397d21

drivers/pinctrl/samsung/pinctrl-exynos-arm.c

+16 −0
Original line number Diff line number Diff line
@@ -616,16 +616,22 @@ static const struct samsung_pin_ctrl exynos5260_pin_ctrl[] __initconst = { 
		.nr_banks	= ARRAY_SIZE(exynos5260_pin_banks0),

		.eint_gpio_init = exynos_eint_gpio_init,

		.eint_wkup_init = exynos_eint_wkup_init,

		.suspend	= exynos_pinctrl_suspend,

		.resume		= exynos_pinctrl_resume,

	}, {

		/* pin-controller instance 1 data */

		.pin_banks	= exynos5260_pin_banks1,

		.nr_banks	= ARRAY_SIZE(exynos5260_pin_banks1),

		.eint_gpio_init = exynos_eint_gpio_init,

		.suspend	= exynos_pinctrl_suspend,

		.resume		= exynos_pinctrl_resume,

	}, {

		/* pin-controller instance 2 data */

		.pin_banks	= exynos5260_pin_banks2,

		.nr_banks	= ARRAY_SIZE(exynos5260_pin_banks2),

		.eint_gpio_init = exynos_eint_gpio_init,

		.suspend	= exynos_pinctrl_suspend,

		.resume		= exynos_pinctrl_resume,

	},

};
@@ -842,30 +848,40 @@ static const struct samsung_pin_ctrl exynos5420_pin_ctrl[] __initconst = { 
		.nr_banks	= ARRAY_SIZE(exynos5420_pin_banks0),

		.eint_gpio_init = exynos_eint_gpio_init,

		.eint_wkup_init = exynos_eint_wkup_init,

		.suspend	= exynos_pinctrl_suspend,

		.resume		= exynos_pinctrl_resume,

		.retention_data	= &exynos5420_retention_data,

	}, {

		/* pin-controller instance 1 data */

		.pin_banks	= exynos5420_pin_banks1,

		.nr_banks	= ARRAY_SIZE(exynos5420_pin_banks1),

		.eint_gpio_init = exynos_eint_gpio_init,

		.suspend	= exynos_pinctrl_suspend,

		.resume		= exynos_pinctrl_resume,

		.retention_data	= &exynos5420_retention_data,

	}, {

		/* pin-controller instance 2 data */

		.pin_banks	= exynos5420_pin_banks2,

		.nr_banks	= ARRAY_SIZE(exynos5420_pin_banks2),

		.eint_gpio_init = exynos_eint_gpio_init,

		.suspend	= exynos_pinctrl_suspend,

		.resume		= exynos_pinctrl_resume,

		.retention_data	= &exynos5420_retention_data,

	}, {

		/* pin-controller instance 3 data */

		.pin_banks	= exynos5420_pin_banks3,

		.nr_banks	= ARRAY_SIZE(exynos5420_pin_banks3),

		.eint_gpio_init = exynos_eint_gpio_init,

		.suspend	= exynos_pinctrl_suspend,

		.resume		= exynos_pinctrl_resume,

		.retention_data	= &exynos5420_retention_data,

	}, {

		/* pin-controller instance 4 data */

		.pin_banks	= exynos5420_pin_banks4,

		.nr_banks	= ARRAY_SIZE(exynos5420_pin_banks4),

		.eint_gpio_init = exynos_eint_gpio_init,

		.suspend	= exynos_pinctrl_suspend,

		.resume		= exynos_pinctrl_resume,

		.retention_data	= &exynos4_audio_retention_data,

	},

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE