Commit caf8c87d authored by Tony Lindgren's avatar Tony Lindgren
Browse files

ARM: OMAP2+: Allow core oswr for omap4 



Commit f74297dd ("ARM: OMAP2+: Make sure LOGICRETSTATE bits are not
cleared") disabled oswr (open switch retention) for per and core domains
as various GPIO related issues were noticed if the bootloader had
configured the bits for LOGICRETSTATE for per and core domains.

With the recent gpio-omap fixes, mostly related to commit e6818d29
("gpio: gpio-omap: configure edge detection for level IRQs for idle
wakeup"), things now behave for enabling core oswr for omap4.

Cc: Merlijn Wajer <merlijn@wizzup.org>
Cc: Pavel Machek <pavel@ucw.cz>
Cc: Sebastian Reichel <sre@kernel.org>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 623429d5

arch/arm/mach-omap2/pm44xx.c

+2 −12
Original line number Diff line number Diff line
@@ -128,18 +128,8 @@ static int __init pwrdms_setup(struct powerdomain *pwrdm, void *unused) 
		return 0;

	}



	/*

	 * Bootloader or kexec boot may have LOGICRETSTATE cleared

	 * for some domains. This is the case when kexec booting from

	 * Android kernels that support off mode for example.

	 * Make sure it's set at least for core and per, otherwise

	 * we currently will see lost GPIO interrupts for wlcore and

	 * smsc911x at least if per hits retention during idle.

	 */

	if (!strncmp(pwrdm->name, "core", 4)

		pwrdm_set_logic_retst(pwrdm, PWRDM_POWER_RET);



	if (!strncmp(pwrdm->name, "l4per", 5)

	if (!strncmp(pwrdm->name, "core", 4) ||

	    !strncmp(pwrdm->name, "l4per", 5))

		pwrdm_set_logic_retst(pwrdm, PWRDM_POWER_OFF);



	pwrst = kmalloc(sizeof(struct power_state), GFP_ATOMIC);

CRA Git | Maintained and supported by SUSTech CRA and CCSE