Commit c90d4f7b authored by Sujith Manoharan's avatar Sujith Manoharan Committed by John W. Linville
Browse files

ath9k: Disable AR_INTR_SYNC_HOST1_FATAL for QCA953x 



Along with AR9340 and AR955x, this is also needed for
the QCA953x SoC.

Signed-off-by: default avatarSujith Manoharan <c_manoha@qca.qualcomm.com>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent c08148bb

drivers/net/wireless/ath/ath9k/hw.c

+1 −1
Original line number Diff line number Diff line
@@ -882,7 +882,7 @@ static void ath9k_hw_init_interrupt_masks(struct ath_hw *ah, 
		AR_IMR_RXORN |

		AR_IMR_BCNMISC;



	if (AR_SREV_9340(ah) || AR_SREV_9550(ah))

	if (AR_SREV_9340(ah) || AR_SREV_9550(ah) || AR_SREV_9531(ah))

		sync_default &= ~AR_INTR_SYNC_HOST1_FATAL;



	if (AR_SREV_9300_20_OR_LATER(ah)) {

drivers/net/wireless/ath/ath9k/mac.c

+1 −1
Original line number Diff line number Diff line
@@ -827,7 +827,7 @@ void ath9k_hw_enable_interrupts(struct ath_hw *ah) 
		return;

	}



	if (AR_SREV_9340(ah) || AR_SREV_9550(ah))

	if (AR_SREV_9340(ah) || AR_SREV_9550(ah) || AR_SREV_9531(ah))

		sync_default &= ~AR_INTR_SYNC_HOST1_FATAL;



	async_mask = AR_INTR_MAC_IRQ;

CRA Git | Maintained and supported by SUSTech CRA and CCSE