Commit c896e938 authored by Jason Liu's avatar Jason Liu Committed by Shawn Guo
Browse files

ARM: i.MX6: add more chip revision support 



Add more revision support for the new i.MX6DQ tape-out (TO1.5).  This
TO1.5 is the Rev 1.3 as documented in i.MX6DQ data sheet, because TO1.3
and TO1.4 are never revealed.

Signed-off-by: default avatarJason Liu <r64343@freescale.com>
Signed-off-by: default avatarShawn Guo <shawn.guo@freescale.com>
Acked-by: default avatarSascha Hauer <s.hauer@pengutronix.de>
parent 64d14a31

arch/arm/mach-imx/anatop.c

+13 −0
Original line number Original line Diff line number Diff line
@@ -104,6 +104,19 @@ void __init imx_init_revision_from_anatop(void) 
	case 2:

	case 2:

		revision = IMX_CHIP_REVISION_1_2;

		revision = IMX_CHIP_REVISION_1_2;

		break;

		break;

	case 3:

		revision = IMX_CHIP_REVISION_1_3;

		break;

	case 4:

		revision = IMX_CHIP_REVISION_1_4;

		break;

	case 5:

		/*

		 * i.MX6DQ TO1.5 is defined as Rev 1.3 in Data Sheet, marked

		 * as 'D' in Part Number last character.

		 */

		revision = IMX_CHIP_REVISION_1_5;

		break;

	default:

	default:

		revision = IMX_CHIP_REVISION_UNKNOWN;

		revision = IMX_CHIP_REVISION_UNKNOWN;

	}

	}

arch/arm/mach-imx/mxc.h

+2 −0
Original line number Original line Diff line number Diff line
@@ -43,6 +43,8 @@ 
#define IMX_CHIP_REVISION_1_1		0x11

#define IMX_CHIP_REVISION_1_1		0x11

#define IMX_CHIP_REVISION_1_2		0x12

#define IMX_CHIP_REVISION_1_2		0x12

#define IMX_CHIP_REVISION_1_3		0x13

#define IMX_CHIP_REVISION_1_3		0x13

#define IMX_CHIP_REVISION_1_4		0x14

#define IMX_CHIP_REVISION_1_5		0x15

#define IMX_CHIP_REVISION_2_0		0x20

#define IMX_CHIP_REVISION_2_0		0x20

#define IMX_CHIP_REVISION_2_1		0x21

#define IMX_CHIP_REVISION_2_1		0x21

#define IMX_CHIP_REVISION_2_2		0x22

#define IMX_CHIP_REVISION_2_2		0x22

CRA Git | Maintained and supported by SUSTech CRA and CCSE